ARM Assembly Programming

Computer Organization and Assembly Languages Yung-Yu Chuang 2007/11/19

with slides by Peng-Sheng Chen

Introduction



- The ARM processor is very easy to program at the assembly level. (It is a RISC)
- We will learn ARM assembly programming at the user level and run it on a GBA emulator.

ARM programmer model



- The state of an ARM system is determined by the content of visible registers and memory.
- A user-mode program can see 15 32-bit generalpurpose registers (R0-R14), program counter (PC) and CPSR.
- Instruction set defines the operations that can change the state.

Memory system



- Memory is a linear array of bytes addressed from 0 to 2³²-1
- · Word, half-word, byte
- · Little-endian

0x00000000	00	
0x00000001	10	
0x00000002	20	
0x00000003	30	
0x00000004	FF	
0x0000005	FF	
0x00000006	FF	
_		
0xFFFFFFD	00	
OxFFFFFFE	00	
OxFFFFFFF	00	

Byte ordering



- Big Endian
 - Least significant byte has highest address
 Word address 0x00000000

Value: 00102030

- Little Endian
 - Least significant byte has lowest address

Word address 0x00000000

Value: 30201000

0x00000000	00	
0x00000001	10	
0x00000002	20	
0x00000003	30	
0x00000004	FF	
0x00000005	FF	
0x00000006	FF	
_		
0xFFFFFFD	00	
OxFFFFFFE	00	
OxFFFFFFF	00	

ARM programmer model



0x00000000

OxFFFFFFF

				0x00000001	10	
R0	R1	R2	R3	0x00000002	20	
R4	R5	R6	R7	0x00000003	30	
				0x00000004	FF	
R8	R9	R10	R11	0x00000005	FF	
R12	R13	R14	PC	0x00000006	FF	
31 30 29 28 27 2	26 //	8 7 6 5	5 4 3 2 1 0	0xFFFFFFD	00	
N Z C V Q	/_	I F 7	4 3 2 1 0	0xFFFFFFE	00	

Instruction set



ARM instructions are all 32-bit long (except for Thumb mode). There are 2³² possible machine instructions. Fortunately, they are structured.

Data processing immediate shift		on	d [1	1	0	0	0		орс	ode	,	s	П	Rn		Г	R	и			hit	act	100	nt	10	in	0		Re	m
Miscellaneous instructions:	H		-4.	-			-	F	-,	_	_	F	-		-	-	-	-	-		-	-			1		-		-	
See Figure 3-3		con	d[1	1	0	0	0	1	0	×	×	0	×	* *	×	×	×	×	×	×	×	×	×	×	*	×	0	×	×	×
Data processing register shift [2]		on	d [1	1	0	0	0	ò	ope	cod	0	s		Rn			R	bd			Я	9		0	st	sit	1		Rr	n
Miscellaneous instructions: See Figure 3-3	0	an	d [1	1	0	0	0	1	0	×	×	0	×	× ×	×	×	×	×	×	×	×	×	×	0	x	×	1	×	×	×
Multiplies, extra load/stores: See Figure 3-2	0	on	d [1]	0	0	0	×	×	×	×	×	×	хх	×	ж	×	×	×	×	×	×	×	1	×	×	1	×	×	×
Data processing immediate [2]		con	d [1	1	0	0	1		орс	cod	e	s		Rn		Г	F	bi			rot	ate	į.	Г		im	me	dat	e	
Undefined instruction [3]		on	d [1	1	0	0	1	1	0	×	0	0	×	х х	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
Move immediate to status register	0	on	d [1	1	0	0	1	1	0	R	1	0		Mask			SI	30			rot	ate		Г		im	me	dat	e	
Load/store immediate offset	0	one	5 (1	1	0	1	0	p	U	В	w	L		Rn			R	t		immediate										
Load'store register offset		con	d [1]	0	1	1	p	U	В	w	L		Rn		Г	R	d		8	hit	am	ioui	nt	sh	in	0	-	Re	m
Undefined instruction		con	d[1]	0	1	1	×	×	×	×	×	×	хх	×	×	×	×	×	×	×	×	×	×	×	×	1	×	×	×
Undefined instruction [4,7]	1	1	1	1	0	×	×	×	×	×	×	×	×	хх	×	×	×	×	×	×	×	×	×	×	×	×	×	x	×	×
Load/store multiple		con	d [1	1	1	0	0	P	U	s	w	L	Г	Rn		Γ						re	gis	ter	list					
Undefined instruction [4]	1	1	1	1	1	0	0	×	×	×	×	×	×	хх	×	×	x	×	×	×	x	×	×	×	x	×	x	x	x	x.
Branch and branch with link		con	d[t	1	1	0	1	L	Г								ī	24	-bit	off	set	į				Ξ				
Branch and branch with link and change to Thumb [4]	1	1	1	1	1	0	1	н										24	-bit	off	set				_	_	_	_	_	_
Coprocessor load/store and double register transfers [6]		on	d (5]	1	1	0	p	U	N	w	L	Г	Rn			C	Rd		c	p_f	iun	1			8-	bit	offse	ıt	
Coprocessor data processing		con	d [5	1	1	1	1	0	0	ро	ode	1		CRn		Г	d	Rd		c	p_5	un	n	ор	cod	502	0		CR	tm.
Coprocessor register transfers		on	d [5	1	1	1	1	0	ор	000	de 1	L		CRn			F	ld		c	p_6	ur	n	ор	cod	le2	t		CF	bmi
Software interrupt		non	d [1	1	1	1	1	1										54	i ni	amil	er									
Undefined instruction (4)	1		1	1	,	1	,	1	×	×	×	×	×	x x	U			×	×	×	×	×	U	v			v	×	×	×

Features of ARM instruction set



00

- Load-store architecture
- 3-address instructions
- Conditional execution of every instruction
- Possible to load/store multiple register at once
- Possible to combine shift and ALU operations in a single instruction

Instruction set



MOV<cc><S> Rd, <operands>

MOVCS R0, R1 @ if carry is set

@ then R0:=R1

MOVS R0, #0 @ R0:=0

@ Z=1, N=0

@ C, V unaffected

Instruction set



- Data processing (Arithmetic and Logical)
- Data movement
- Flow control

Data processing



- Arithmetic and logic operations
- General rules:
 - All operands are 32-bit, coming from registers or literals.
 - The result, if any, is 32-bit and placed in a register (with the exception for long multiply which produces a 64-bit result)
 - 3-address format

Arithmetic



- ADD R0, R1, R2
- @ R0 = R1+R2
- ADC RO, R1, R2
- @ R0 = R1+R2+C
- SUB R0, R1, R2
- @ R0 = R1-R2
- SBC R0, R1, R2
- @ R0 = R1-R2+C-1
- RSB R0, R1, R2
- @ R0 = R2-R1
- RSC R0, R1, R2
- @ R0 = R2-R1+C-1

Bitwise logic



- AND R0, R1, R2 @ R0 = R1 and R2
- ORR R0, R1, R2 @ R0 = R1 or R2
- EOR R0, R1, R2 @ R0 = R1 xor R2
- BIC R0, R1, R2 @ R0 = R1 and (\sim R2)

bit clear: R2 is a mask identifying which bits of R1 will be cleared to zero

R1=0x11111111 R2=0x01100101

BIC R0, R1, R2

R0=0x10011010

Register movement



- MOV R0, R2
- @ R0 = R2
- MVN R0, R2
- @ R0 = ~R2

move negated

Comparison



 These instructions do not generate a result, but set condition code bits (N, Z, C, V) in CPSR.
 Often, a branch operation follows to change the program flow.

compare

• CMP R1, R2 @ set cc on R1-R2

compare negated

• CMN R1, R2 @ set cc on R1+R2

bit test

• TST R1, R2 @ set cc on R1 and R2

test equal

• TEQ R1, R2 @ set cc on R1 xor R2

Addressing modes



- Register operands
 ADD R0, R1, R2
- Immediate operands

```
a literal; most can be represented

by (0..255)x2²n 0<n<12

ADD R3, R3, #1 @ R3:=R3+1


AND R8, R7, #0xff @ R8=R7[7:0]

a hexadecimal literal

This is assembler dependent syntax.
```

Shifted register operands

 One operand to ALU is routed through the Barrel shifter. Thus, the operand can be modified before it is used. Useful for dealing with lists, table and other complex data structure. (similar to the displacement addressing mode in CISC.)



Logical shift left





MOV R0, R2, LSL #2 @ R0:=R2<<2

@ R2 unchanged

Example: 0...0 0011 0000

Before R2=0x00000030

After R0=0x000000C0

 $R2=0\times00000030$

Logical shift right





MOV R0, R2, LSR #2 @ R0:=R2>>2

@ R2 unchanged


Example: 0...0 0011 0000

Before R2=0x00000030 After R0=0x0000000C

R2=0x00000030

Arithmetic shift right





MOV R0, R2, ASR #2 @ R0:=R2>>2

@ R2 unchanged

Example: 1010 0...0 0011 0000

Before R2=0xA0000030

After R0=0xE800000C

R2=0xA0000030

Rotate right





R0, R2, ROR #2 @ R0:=R2 rotate @ R2 unchanged

Example: 0...0 0011 0001

Before R2=0x00000031 After R0=0x4000000C

R2=0x00000031

Rotate right extended





RO, R2, RRX @ R0:=R2 rotate @ R2 unchanged

Example: 0...0 0011 0001


Before R2=0x00000031, C=1

After R0=0x80000018, C=1

 $R2=0\times00000031$


Shifted register operands





Shifted register operands





Shifted register operands




 It is possible to use a register to specify the number of bits to be shifted; only the bottom 8 bits of the register are significant.

Setting the condition codes



 Any data processing instruction can set the condition codes if the programmers wish it to

64-bit addition



Multiplication



- MUL R0, R1, R2 @ R0 = $(R1xR2)_{[31:0]}$
- Features:
 - Second operand can't be immediate
 - The result register must be different from the first operand
 - If S bit is set, C flag is meaningless
- See the reference manual (4.1.33)

Multiplication



- Multiply-accumulateMLA R4, R3, R2, R1 @ R4 = R3xR2+R1
- Multiply with a constant can often be more efficiently implemented using shifted register operand

MOV R1, #35
MUL R2, R0, R1
or

ADD R0, R0, R0, LSL #2 @ R0'=5xR0 RSB R2, R0, R0, LSL #3 @ R2 =7xR0'

Data transfer instructions



- Move data between registers and memory
- Three basic forms
 - Single register load/store
 - Multiple register load/store
 - Single register swap: swp(B), atomic instruction for semaphore

Single register load/store



 The data items can be a 8-bitbyte, 16-bit halfword or 32-bit word.

LDR R0, [R1] @ R0 :=
$$mem_{32}$$
[R1]
STR R0, [R1] @ mem_{32} [R1] := R0

LDR, LDRH, LDRB for 32, 16, 8 bits STR, STRH, STRB for 32, 16, 8 bits

Load an address into a register



 The pseudo instruction ADR loads a register with an address

 Assembler transfer pseudo instruction into a sequence of appropriate instructions
 sub r0, pc, #12

Addressing modes



- Memory is addressed by a register and an offset.
 LDR R0, [R1] @ mem[R1]
- Three ways to specify offsets:
 - Constant
 LDR R0, [R1, #4] @ mem[R1+4]
 Register
 LDR R0, [R1, R2] @ mem[R1+R2]
 - Scaled @ mem[R1+4*R2] LDR R0, [R1, R2, LSL #2]


Addressing modes

- Pre-indexed addressing (LDR RO, [R1, #4])
 without a writeback
- Auto-indexing addressing (LDR RO, [R1, #4]!) calculation before accessing with a writeback
- Post-indexed addressing (LDR R0, [R1], #4)
 calculation after accessing with a writeback

Pre-indexed addressing



LDR R0, [R1, #4] @ R0=mem[R1+4] @ R1 unchanged




Auto-indexing addressing



LDR R0, [R1, #4]! @ R0=mem[R1+4] @ R1=R1+4


No extra time; Fast;



Post-indexed addressing



LDR R0, R1, #4 @ R0=mem[R1] @ R1=R1+4



Comparisons



Pre-indexed addressing

Auto-indexing addressing

Post-indexed addressing

@ R1=R1+R2

Application



@ operations on R0

•••

Multiple register load/store



- Transfer large quantities of data more efficiently.
- Used for procedure entry and exit for saving and restoring workspace registers and the return address

registers are arranged an in increasing order; see manual

```
LDMIA R1, {R0, R2, R5} @ R0 = mem[R1]

@ R2 = mem[r1+4]

@ R5 = mem[r1+8]
```

Multiple load/store register



LDM load multiple registers
STM store multiple registers

suffix	mean:	ing
IA	increase	after
IB	increase	before
DA	decrease	after
DB	decrease	before

Multiple load/store register



```
LDM<mode> Rn, {<registers>}
IA: addr:=Rn
IB: addr:=Rn+4
DA: addr:=Rn-#<registers>*4+4
DB: addr:=Rn-#<registers>*4
For each Ri in <registers>
    IB: addr:=addr+4
    DB: addr:=addr-4
    Ri:=M[addr]
    IA: addr:=addr-4
<!>: Rn:=addr
R1
R2
R3
```

Multiple load/store register



```
LDM<mode> Rn, {<registers>}
IA: addr:=Rn
IB: addr:=Rn+4
DA: addr:=Rn-#<registers>*4+4
DB: addr:=Rn-#<registers>*4
For each Ri in <registers>
  IB: addr:=addr+4
  DB: addr:=addr-4
  Ri:=M[addr]
  IA: addr:=addr+4
                                Rn
  DA: addr:=addr-4
                                          R1
<!>: Rn:=addr
                                          R2
                                          R3
```


Multiple load/store register



```
LDM<mode> Rn, {<registers>}
IA: addr:=Rn
IB: addr:=Rn+4
DA: addr:=Rn-#<registers>*4+4
DB: addr:=Rn-#<registers>*4
For each Ri in <registers>
  IB: addr:=addr+4
                                          R1
  DB: addr:=addr-4
                                          R2
  Ri:=M[addr]
  IA: addr:=addr+4
                                 Rn
                                          R3
  DA: addr:=addr-4
<!>: Rn:=addr
```

Multiple load/store register





Multiple load/store register



LDMIA R0, {R1,R2,R3}

or

LDMIA R0, {R1-R3}

R1: 10 R2: 20 R3: 30 R0: 0x10

	addr	data
R0	0x010	10
	0x014	20
	0x018	30
	0x01C	40
	0x020	50
	0x024	60

Multiple load/store register



LDMIA RO!, {R1,R2,R3}

				addr	data
R1:	10	R0		0x010	10
R2:				0x014	20
R3:				0x018	30
R0:	0x01C			0x01C	40
				0x020	50
				0x024	60

Multiple load/store register



LDMIB R0!, {R1,R2,R3}

			.	addi	uata
R1:	20	R0	 [0x010	10
			'	0x014	20
R2:	30				
R3:	40			0x018	30
R0:	0x01C			0x01C	40
				0x020	50
				0x024	60

Multiple load/store register



LDMDA R0!, {R1,R2,R3}

				addr	data
_				0x010	10
R1:				0x014	20
R2:				0x018	30
R3:				0x01C	
R0:	0x018				40
				0x020	50
		R0		0x024	60

Multiple load/store register



LDMDB R0!, {R1,R2,R3}

R1: 30

R2: 40

R3: 50

R0: 0x018

	addr	data
	0x010	10
	0x014	20
	0x018	30
	0x01C	40
	0x020	50
→	0x024	60

Application



· Copy a block of memory

- R9: address of the source

- R10: address of the destination

- R11: end address of the source

loop: LDMIA R9!, {R0-R7}

STMIA R10!, {R0-R7}

CMP R9, R11

BNE loop

Application



• Stack (full: pointing to the last used; ascending: grow towards increasing memory addresses)

R0

mode	POP	=LDM	PUSH	=STM
Full ascending (FA)	LDMFA	LDMDA	STMFA	STMIB
Full descending (FD)	LDMFD	LDMIA	STMFD	STMDB
Empty ascending (EA)	LDMEA	LDMDB	STMEA	STMIA
Empty descending (ED)	LDMED	LDMIB	STMED	STMDA

Control flow instructions



• Determine the instruction to be executed next

Branch instruction

B label

•••

label: ..

Conditional branches

MOV R0, #0

loop:

ADD R0, R0, #1

CMP R0, #10

BNE loop

Branch conditions



Branch	Interpretation	Normal uses
B BAL	Unconditional	Always take this branch
	Always	Always take this branch
BEQ	Equal	Comparison equal or zero result
BNE	Not equal	Comparison not equal or non-zero result
BPL	Plus	Result positive or zero
BMI	Minus	Result minus or negative
BCC	Carry clear	Arithmetic operation did not give carry-out
BLO	Lower	Unsigned comparison gave lower
BCS	Carry set Higher	Arithmetic operation gave carry-out
BHS	or same	Unsigned comparison gave higher or same
BVC	Overflow clear	Signed integer operation; no overflow occurred
BVS	Overflow set	Signed integer operation; overflow occurred
BGT	Greater than	Signed integer comparison gave greater than
BGE	Greater or equal	Signed integer comparison gave greater or equal
BLT	Less than	Signed integer comparison gave less than
BLE	Less or equal	Signed integer comparison gave less than or equal
BHI	Higher	Unsigned comparison gave higher
BLS	Lower or same	Unsigned comparison gave lower or same

Branch and link



• **BL** instruction save the return address to **R14** (Ir)

Branch and link



BL sub1 @ call sub1

use stack to save/restore the return address and registers

```
sub1: STMFD R13!, {R0-R2,R14}
BL sub2
...
LDMFD R13!, {R0-R2,PC}
```

sub2: ...
...
MOV PC, LR

Conditional execution



 Almost all ARM instructions have a condition field which allows it to be executed conditionally.

movcs R0, R1

Mnemonic	Condition	Mnemonic	Condition
CS	Carry Set	CC	Carry Clear
EQ	Equal (Zero Set)	NE	Not Equal (Zero Clear)
VS	Overflow Set	VC	Overflow Clear
GT	Greater T han	LT	Less T han
GE	Greater Than or E qual	LE	Less Than or E qual
PL	Plus (Positive)	ΜI	Minus (Negative)
HI	Higher Than	LO	Lower Than (aka CC)
HS	Higher or S ame (aka CS)	LS	Lower or S ame

Conditional execution



```
CMP R0, #5

BEQ bypass @ if (R0!=5) {

ADD R1, R1, R0 @ R1=R1+R0-R2

SUB R1, R1, R2 @ }

bypass: ...

CMP R0, #5 smaller and faster
```

Rule of thumb: if the conditional sequence is three instructions or less, it is better to use conditional execution than a branch.

ADDNE R1, R1, R0 SUBNE R1, R1, R2

Instruction set



Operation		Operation	
Mnemonic	Meaning	Mnemonic	Meaning
ADC	Add with Carry	MVN	Logical NOT
ADD	Add	ORR	Logical OR
AND	Logical AND	RSB	Reverse Subtract
BAL	Unconditional Branch	RSC	Reverse Subtract with Carry
B(cc)	Branch on Condition	SBC	Subtract with Carry
BIC	Bit Clear	SMLAL	Mult Accum Signed Long
BLAL	Unconditional Branch and Link	SMULL	Multiply Signed Long
$\mathtt{BL}\langle cc \rangle$	Conditional Branch and Link	STM	Store Multiple
CMP	Compare	STR	Store Register (Word)
EOR	Exclusive OR	STRB	Store Register (Byte)
LDM	Load Multiple	SUB	Subtract
LDR	Load Register (Word)	SWI	Software Interrupt
LDRB	Load Register (Byte)	SWP	Swap Word Value
MLA	Multiply Accumulate	SWPB	Swap Byte Value
MOV	Move	TEQ	Test Equivalence
MRS	Load SPSR or CPSR	TST	Test
MSR	Store to SPSR or CPSR	UMLAL	Mult Accum Unsigned Long
MUL	Multiply	UMULL	Multiply Unsigned Long

Conditional execution



```
if ((R0==R1) && (R2==R3)) R4++

CMP R0, R1
BNE skip
CMP R2, R3
BNE skip
ADD R4, R4, #1

skip:
    ...

CMP R0, R1
CMPEQ R2, R3
ADDEQ R4, R4, #1
```

ARM assembly program



label c	peratio	n operand	comments
main:	 		
	LDR	R1, value	<pre>@ load value</pre>
	STR	R1, result	
	SWI	#11	
	1 		
value:	.word	0x0000C123	
result:	.word	0	
	I I		

Shift left one bit



Add two numbers



ADR R1, value

MOV R1, R1, LSL #0x1

STR R1, result

SWI #11

value: .word 4242

result: .word 0

main:

ADR R1, value1

ADR R2, value2

ADD R1, R1, R2

STR R1, result

SWI #11

value1: .word 0x0000001

value2: .word 0x00000002

result: .word 0

64-bit addition



ADR R0, value1 01F0000000 LDR R1, [R0] LDR R2, [R0, #4] + 0010000000 ADR R0, value2 020000000 LDR R3, [R0] LDR R4, [R0, #4] ADDS R6, R2, R4 R1 R2 ADC R5, R1, R3 R4 STR R5, [R0] + R3 STR R6, [R0, #4] R5 R6 SWI #11

value1: .word 0x00000001, 0xF0000000
value2: .word 0x00000000, 0x10000000

result: .word 0

Loops



```
• For loops
for (i-0; i<10; i++) {a[i]=0;}

    MOV R1, #0
    ADR R2, A
    MOV R0, #0

LOOP: CMP R0, #10
    BGE EXIT
    STR R1, [R2, R0, LSL #2]
    ADD R0, R0, #1
    B LOOP

EXIT: ..</pre>
```




```
While loops
LOOP: ... ; evaluate expression
BEQ EXIT
... ; loop body
B LOOP
EXIT: ...
```

Find larger of two numbers

```
ADR R1, value1
ADR R2, value2
CMP R1, R2
BHI Done
MOV R1, R2
Done:
STR R1, result
SWI #11
value1: .word 4
value2: .word 9
```


result: .word 0

GCD





GCD





Count negatives



; count the number of negatives in

; an array DATA of length LENGTH

ADR RO, DATA @ RO addr

EOR R1, R1, R1 @ R1 count

LDR R2, Length @ R2 index

CMP R2, #0

BEQ Done

Count negatives



loop:

LDR R3, [R0]

CMP R3, #0

BPL looptest

ADD R1, R1, #1 @ it's neg.

looptest:

ADD R0, R0, #4

SUBS R2, R2, #1

BNE loop

Subroutines



Passing parameters in registers
 Assume that we have three parameters
 BufferLen, BufferA, BufferB to pass into a subroutine

ADR RO, BufferLen

ADR R1, BufferA

ADR R2, BufferB

BL Subr

Passing parameters using stacks



Caller

MOV RO, #BufferLen

STR RO, [SP, #-4]!


MOV RO, =BufferA

STR R0, [SP, #-4]!

MOV RO, =BufferB


STR R0, [SP, #-4]!

BL Subr




Passing parameters using stacks





Passing parameters using stacks





Review



- ARM architecture
- ARM programmer model
- ARM instruction set
- ARM assembly programming

ARM programmer model



R0	R1	R2	R3
R4	R5	R6	R7
R8	R9	R10	R11
R12	R13	R14	PC
-			

	0x00000000	00	
	0x00000001	10	
	0x00000002	20	
	0x00000003	30	
	0x00000004	FF	
	0x00000005	FF	
	0x00000006	FF	
			<u> </u>
1	0xFFFFFFD	00	
	0xFFFFFFE	00	

OxFFFFFFF

31_3	30	29	28	27	26	_/_	8	7	6	5	4	3	2	1	0
N Z	z	С	V	Q				Ι	F	Т	M 4	M 3	M 2	M 1	M 0

Instruction set



Operation		Operation	
Mnemonic	Meaning	Mnemonic	Meaning
ADC	Add with Carry	MVN	Logical NOT
ADD	Add	ORR	Logical OR
AND	Logical AND	RSB	Reverse Subtract
BAL	Unconditional Branch	RSC	Reverse Subtract with Carry
B(cc)	Branch on Condition	SBC	Subtract with Carry
BIC	Bit Clear	SMLAL	Mult Accum Signed Long
BLAL	Unconditional Branch and Link	SMULL	Multiply Signed Long
$BL\langle cc \rangle$	Conditional Branch and Link	STM	Store Multiple
CMP	Compare	STR	Store Register (Word)
EOR	Exclusive OR	STRB	Store Register (Byte)
LDM	Load Multiple	SUB	Subtract
LDR	Load Register (Word)	SWI	Software Interrupt
LDRB	Load Register (Byte)	SWP	Swap Word Value
MLA	Multiply Accumulate	SWPB	Swap Byte Value
VOM	Move	TEQ	Test Equivalence
MRS	Load SPSR or CPSR	TST	Test
MSR	Store to SPSR or CPSR	UMLAL	Mult Accum Unsigned Long
MUL	Multiply	UMULL	Multiply Unsigned Long

References



- ARM Limited. ARM Architecture Reference Manual.
- Peter Knaggs and Stephen Welsh, *ARM:* Assembly Language Programming.
- Peter Cockerell, ARM Assembly Language Programming.
- Peng-Sheng Chen, *Embedded System Software Design and Implementation.*