

MASTER XDC FILE FPGA BOARD

```
## This file is a general .xdc for the Nexys4 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level
signal names in the project
```

```
## Clock signal
##Bank = 35, Pin name = IO_L12P_T1_MRCC_35, Sch
name = CLK100MHZ
#set_property PACKAGE_PIN E3 [get_ports clk]

#set_property IOSTANDARD LVCMOS33 [get_ports clk]
#create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports
clk]
```

```
## Switches
##Bank = 34, Pin name = IO_L21P_T3_DQS_34, Sch
name = SW0
#set_property PACKAGE_PIN U9 [get_ports {sw[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
##Bank = 34, Pin name = IO_25_34, Sch
name = SW1
#set_property PACKAGE_PIN U8 [get_ports {sw[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
##Bank = 34, Pin name = IO_L23P_T3_34, Sch
name = SW2
#set_property PACKAGE_PIN R7 [get_ports {sw[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
##Bank = 34, Pin name = IO_L19P_T3_34, Sch
name = SW3
#set_property PACKAGE_PIN R6 [get_ports {sw[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
##Bank = 34, Pin name = IO_L19N_T3_VREF_34, Sch
name = SW4
#set_property PACKAGE_PIN R5 [get_ports {sw[4]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
```

##Bank = 34, Pin name = IO_L20P_T3_34, name = SW5 #set_property PACKAGE_PIN V7 [get_ports {sw[5]] #set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]]	Sch
##Bank = 34, Pin name = IO_L20N_T3_34, name = SW6 #set_property PACKAGE_PIN V6 [get_ports {sw[6]] #set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]]	Sch
##Bank = 34, Pin name = IO_L10P_T1_34, name = SW7 #set_property PACKAGE_PIN V5 [get_ports {sw[7]] #set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]]	Sch
##Bank = 34, Pin name = IO_L8P_T1-34, name = SW8 #set_property PACKAGE_PIN U4 [get_ports {sw[8]] #set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]]	Sch
##Bank = 34, Pin name = IO_L9N_T1_DQS_34, name = SW9 #set_property PACKAGE_PIN V2 [get_ports {sw[9]] #set_property IOSTANDARD LVCMOS33 [get_ports {sw[9]]	Sch
##Bank = 34, Pin name = IO_L9P_T1_DQS_34, name = SW10 #set_property PACKAGE_PIN U2 [get_ports {sw[10]] #set_property IOSTANDARD LVCMOS33 [get_ports {sw[10]]	Sch
##Bank = 34, Pin name = IO_L11N_T1_MRCC_34, name = SW11 #set_property PACKAGE_PIN T3 [get_ports {sw[11]] #set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]]	Sch
##Bank = 34, Pin name = IO_L17N_T2_34, name = SW12 #set_property PACKAGE_PIN T1 [get_ports {sw[12]] #set_property IOSTANDARD LVCMOS33 [get_ports {sw[12]]	Sch
##Bank = 34, Pin name = IO_L11P_T1_SRCC_34, name = SW13 #set_property PACKAGE_PIN R3 [get_ports {sw[13]] #set_property IOSTANDARD LVCMOS33 [get_ports {sw[13]]	Sch
##Bank = 34, Pin name = IO_L14N_T2_SRCC_34, name = SW14 #set_property PACKAGE_PIN P3 [get_ports {sw[14]] #set_property IOSTANDARD LVCMOS33 [get_ports {sw[14]]	Sch

##Bank = 34, Pin name = IO_L10N_T1_34, name = LED8 #set_property PACKAGE_PIN V4 [get_ports {led[8]] #set_property IOSTANDARD LVCMOS33 [get_ports {led[8]]	Sch
##Bank = 34, Pin name = IO_L8N_T1_34, name = LED9 #set_property PACKAGE_PIN U3 [get_ports {led[9]] #set_property IOSTANDARD LVCMOS33 [get_ports {led[9]]	Sch
##Bank = 34, Pin name = IO_L7N_T1_34, name = LED10 #set_property PACKAGE_PIN V1 [get_ports {led[10]] #set_property IOSTANDARD LVCMOS33 [get_ports {led[10]]	Sch
##Bank = 34, Pin name = IO_L17P_T2_34, name = LED11 #set_property PACKAGE_PIN R1 [get_ports {led[11]] #set_property IOSTANDARD LVCMOS33 [get_ports {led[11]]	Sch
##Bank = 34, Pin name = IO_L13N_T2_MRCC_34, name = LED12 #set_property PACKAGE_PIN P5 [get_ports {led[12]] #set_property IOSTANDARD LVCMOS33 [get_ports {led[12]]	Sch
##Bank = 34, Pin name = IO_L7P_T1_34, name = LED13 #set_property PACKAGE_PIN U1 [get_ports {led[13]] #set_property IOSTANDARD LVCMOS33 [get_ports {led[13]]	Sch
##Bank = 34, Pin name = IO_L15N_T2_DQS_34, name = LED14 #set_property PACKAGE_PIN R2 [get_ports {led[14]] #set_property IOSTANDARD LVCMOS33 [get_ports {led[14]]	Sch
##Bank = 34, Pin name = IO_L15P_T2_DQS_34, name = LED15 #set_property PACKAGE_PIN P2 [get_ports {led[15]] #set_property IOSTANDARD LVCMOS33 [get_ports {led[15]]	Sch
##Bank = 34, Pin name = IO_L5P_T0_34, name = LED16_R #set_property PACKAGE_PIN K5 [get_ports RGB1_Red] #set_property IOSTANDARD LVCMOS33 [get_ports RGB1_Red]	Sch
##Bank = 15, Pin name = IO_L5P_T0_AD9P_15, name = LED16_G #set_property PACKAGE_PIN F13 [get_ports RGB1_Green]	Sch

#set_property IOSTANDARD LVCMOS33 [get_ports RGB1_Green]	
##Bank = 35, Pin name = IO_L19N_T3_VREF_35,	Sch
name = LED16_B	
#set_property PACKAGE_PIN F6 [get_ports RGB1_Blue]	
#set_property IOSTANDARD LVCMOS33 [get_ports RGB1_Blue]	
##Bank = 34, Pin name = IO_0_34,	
Sch name = LED17_R	
#set_property PACKAGE_PIN K6 [get_ports RGB2_Red]	
#set_property IOSTANDARD LVCMOS33 [get_ports RGB2_Red]	
##Bank = 35, Pin name = IO_24P_T3_35,	Sch
name = LED17_G	
#set_property PACKAGE_PIN H6 [get_ports RGB2_Green]	
#set_property IOSTANDARD LVCMOS33 [get_ports RGB2_Green]	
##Bank = CONFIG, Pin name = IO_L3N_T0_DQS_EMCCCLK_14,	Sch
name = LED17_B	
#set_property PACKAGE_PIN L16 [get_ports RGB2_Blue]	
#set_property IOSTANDARD LVCMOS33 [get_ports RGB2_Blue]	
##7 segment display	
##Bank = 34, Pin name = IO_L2N_T0_34,	Sch
name = CA	
#set_property PACKAGE_PIN L3 [get_ports {seg[0]}]	
#set_property IOSTANDARD LVCMOS33 [get_ports {seg[0]}]	
##Bank = 34, Pin name = IO_L3N_T0_DQS_34,	Sch
name = CB	
#set_property PACKAGE_PIN N1 [get_ports {seg[1]}]	
#set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]}]	
##Bank = 34, Pin name = IO_L6N_T0_VREF_34,	Sch
name = CC	
#set_property PACKAGE_PIN L5 [get_ports {seg[2]}]	
#set_property IOSTANDARD LVCMOS33 [get_ports {seg[2]}]	
##Bank = 34, Pin name = IO_L5N_T0_34,	Sch
name = CD	
#set_property PACKAGE_PIN L4 [get_ports {seg[3]}]	
#set_property IOSTANDARD LVCMOS33 [get_ports {seg[3]}]	
##Bank = 34, Pin name = IO_L2P_T0_34,	Sch
name = CE	
#set_property PACKAGE_PIN K3 [get_ports {seg[4]}]	

#set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]]	
##Bank = 34, Pin name = IO_L4N_T0_34,	Sch
name = CF	
#set_property PACKAGE_PIN M2 [get_ports {seg[5]]	
#set_property IOSTANDARD LVCMOS33 [get_ports {seg[5]]	
##Bank = 34, Pin name = IO_L6P_T0_34,	Sch
name = CG	
#set_property PACKAGE_PIN L6 [get_ports {seg[6]]	
#set_property IOSTANDARD LVCMOS33 [get_ports {seg[6]]	
##Bank = 34, Pin name = IO_L16P_T2_34,	Sch
name = DP	
#set_property PACKAGE_PIN M4 [get_ports dp]	
#set_property IOSTANDARD LVCMOS33 [get_ports dp]	
##Bank = 34, Pin name = IO_L18N_T2_34,	Sch
name = AN0	
#set_property PACKAGE_PIN N6 [get_ports {an[0]]	
#set_property IOSTANDARD LVCMOS33 [get_ports {an[0]]	
##Bank = 34, Pin name = IO_L18P_T2_34,	Sch
name = AN1	
#set_property PACKAGE_PIN M6 [get_ports {an[1]]	
#set_property IOSTANDARD LVCMOS33 [get_ports {an[1]]	
##Bank = 34, Pin name = IO_L4P_T0_34,	Sch
name = AN2	
#set_property PACKAGE_PIN M3 [get_ports {an[2]]	
#set_property IOSTANDARD LVCMOS33 [get_ports {an[2]]	
##Bank = 34, Pin name = IO_L13_T2_MRCC_34,	Sch
name = AN3	
#set_property PACKAGE_PIN N5 [get_ports {an[3]]	
#set_property IOSTANDARD LVCMOS33 [get_ports {an[3]]	
##Bank = 34, Pin name = IO_L3P_T0_DQS_34,	Sch
name = AN4	
#set_property PACKAGE_PIN N2 [get_ports {an[4]]	
#set_property IOSTANDARD LVCMOS33 [get_ports {an[4]]	
##Bank = 34, Pin name = IO_L16N_T2_34,	Sch
name = AN5	
#set_property PACKAGE_PIN N4 [get_ports {an[5]]	
#set_property IOSTANDARD LVCMOS33 [get_ports {an[5]]	

##Bank = 34, Pin name = IO_L1P_T0_34, Sch
name = AN6

#set_property PACKAGE_PIN L1 [get_ports {an[6]]
#set_property IOSTANDARD LVCMOS33 [get_ports {an[6]]

##Bank = 34, Pin name = IO_L1N_T034,
Sch name = AN7

#set_property PACKAGE_PIN M1 [get_ports {an[7]]
#set_property IOSTANDARD LVCMOS33 [get_ports {an[7]]

##Buttons

##Bank = 15, Pin name = IO_L3P_T0_DQS_AD1P_15, Sch
name = CPU_RESET

#set_property PACKAGE_PIN C12 [get_ports btnCpuReset]
#set_property IOSTANDARD LVCMOS33 [get_ports btnCpuReset]

##Bank = 15, Pin name = IO_L11N_T1_SRCC_15, Sch
name = BTNC

#set_property PACKAGE_PIN E16 [get_ports btnC]
#set_property IOSTANDARD LVCMOS33 [get_ports btnC]

##Bank = 15, Pin name = IO_L14P_T2_SRCC_15, Sch
name = BTNU

#set_property PACKAGE_PIN F15 [get_ports btnU]
#set_property IOSTANDARD LVCMOS33 [get_ports btnU]

##Bank = CONFIG, Pin name = IO_L15N_T2_DQS_DOUT_CSO_B_14, Sch name =
BTNL

#set_property PACKAGE_PIN T16 [get_ports btnL]
#set_property IOSTANDARD LVCMOS33 [get_ports btnL]

##Bank = 14, Pin name = IO_25_14, Sch
name = BTNR

#set_property PACKAGE_PIN R10 [get_ports btnR]
#set_property IOSTANDARD LVCMOS33 [get_ports btnR]

##Bank = 14, Pin name = IO_L21P_T3_DQS_14, Sch
name = BTND

#set_property PACKAGE_PIN V10 [get_ports btnD]
#set_property IOSTANDARD LVCMOS33 [get_ports btnD]

##Pmod Header JA

##Bank = 15, Pin name = IO_L1N_T0_AD0N_15, name = JA1 #set_property PACKAGE_PIN B13 [get_ports {JA[0]] #set_property IOSTANDARD LVCMOS33 [get_ports {JA[0]]	Sch
##Bank = 15, Pin name = IO_L5N_T0_AD9N_15, name = JA2 #set_property PACKAGE_PIN F14 [get_ports {JA[1]] #set_property IOSTANDARD LVCMOS33 [get_ports {JA[1]]	Sch
##Bank = 15, Pin name = IO_L16N_T2_A27_15, name = JA3 #set_property PACKAGE_PIN D17 [get_ports {JA[2]] #set_property IOSTANDARD LVCMOS33 [get_ports {JA[2]]	Sch
##Bank = 15, Pin name = IO_L16P_T2_A28_15, name = JA4 #set_property PACKAGE_PIN E17 [get_ports {JA[3]] #set_property IOSTANDARD LVCMOS33 [get_ports {JA[3]]	Sch
##Bank = 15, Pin name = IO_0_15, Sch name = JA7 #set_property PACKAGE_PIN G13 [get_ports {JA[4]] #set_property IOSTANDARD LVCMOS33 [get_ports {JA[4]]	
##Bank = 15, Pin name = IO_L20N_T3_A19_15, name = JA8 #set_property PACKAGE_PIN C17 [get_ports {JA[5]] #set_property IOSTANDARD LVCMOS33 [get_ports {JA[5]]	Sch
##Bank = 15, Pin name = IO_L21N_T3_A17_15, name = JA9 #set_property PACKAGE_PIN D18 [get_ports {JA[6]] #set_property IOSTANDARD LVCMOS33 [get_ports {JA[6]]	Sch
##Bank = 15, Pin name = IO_L21P_T3_DQS_15, name = JA10 #set_property PACKAGE_PIN E18 [get_ports {JA[7]] #set_property IOSTANDARD LVCMOS33 [get_ports {JA[7]]	Sch
##Pmod Header JB ##Bank = 15, Pin name = IO_L15N_T2_DQS_ADV_B_15, name = JB1 #set_property PACKAGE_PIN G14 [get_ports {JB[0]] #set_property IOSTANDARD LVCMOS33 [get_ports {JB[0]]	Sch

##Bank = 14, Pin name = IO_L13P_T2_MRCC_14, name = JB2	Sch
#set_property PACKAGE_PIN P15 [get_ports {JB[1]] #set_property IOSTANDARD LVCMOS33 [get_ports {JB[1]]	
##Bank = 14, Pin name = IO_L21N_T3_DQS_A06_D22_14, JB3	Sch name =
#set_property PACKAGE_PIN V11 [get_ports {JB[2]] #set_property IOSTANDARD LVCMOS33 [get_ports {JB[2]]	
##Bank = CONFIG, Pin name = IO_L16P_T2_CSI_B_14, name = JB4	Sch
#set_property PACKAGE_PIN V15 [get_ports {JB[3]] #set_property IOSTANDARD LVCMOS33 [get_ports {JB[3]]	
##Bank = 15, Pin name = IO_25_15, name = JB7	Sch
#set_property PACKAGE_PIN K16 [get_ports {JB[4]] #set_property IOSTANDARD LVCMOS33 [get_ports {JB[4]]	
##Bank = CONFIG, Pin name = IO_L15P_T2_DQS_RWR_B_14, name = JB8	Sch
#set_property PACKAGE_PIN R16 [get_ports {JB[5]] #set_property IOSTANDARD LVCMOS33 [get_ports {JB[5]]	
##Bank = 14, Pin name = IO_L24P_T3_A01_D17_14, JB9	Sch name =
#set_property PACKAGE_PIN T9 [get_ports {JB[6]] #set_property IOSTANDARD LVCMOS33 [get_ports {JB[6]]	
##Bank = 14, Pin name = IO_L19N_T3_A09_D25_VREF_14, name = JB10	Sch
#set_property PACKAGE_PIN U11 [get_ports {JB[7]] #set_property IOSTANDARD LVCMOS33 [get_ports {JB[7]]	
##Pmod Header JC	
##Bank = 35, Pin name = IO_L23P_T3_35, name = JC1	Sch
#set_property PACKAGE_PIN K2 [get_ports {JC[0]] #set_property IOSTANDARD LVCMOS33 [get_ports {JC[0]]	
##Bank = 35, Pin name = IO_L6P_T0_35, name = JC2	Sch
#set_property PACKAGE_PIN E7 [get_ports {JC[1]] #set_property IOSTANDARD LVCMOS33 [get_ports {JC[1]]	

##Bank = 35, Pin name = IO_L22P_T3_35, name = JC3 #set_property PACKAGE_PIN J3 [get_ports {JC[2]] #set_property IOSTANDARD LVCMOS33 [get_ports {JC[2]]	Sch
##Bank = 35, Pin name = IO_L21P_T3_DQS_35, name = JC4 #set_property PACKAGE_PIN J4 [get_ports {JC[3]] #set_property IOSTANDARD LVCMOS33 [get_ports {JC[3]]	Sch
##Bank = 35, Pin name = IO_L23N_T3_35, name = JC7 #set_property PACKAGE_PIN K1 [get_ports {JC[4]] #set_property IOSTANDARD LVCMOS33 [get_ports {JC[4]]	Sch
##Bank = 35, Pin name = IO_L5P_T0_AD13P_35, name = JC8 #set_property PACKAGE_PIN E6 [get_ports {JC[5]] #set_property IOSTANDARD LVCMOS33 [get_ports {JC[5]]	Sch
##Bank = 35, Pin name = IO_L22N_T3_35, name = JC9 #set_property PACKAGE_PIN J2 [get_ports {JC[6]] #set_property IOSTANDARD LVCMOS33 [get_ports {JC[6]]	Sch
##Bank = 35, Pin name = IO_L19P_T3_35, name = JC10 #set_property PACKAGE_PIN G6 [get_ports {JC[7]] #set_property IOSTANDARD LVCMOS33 [get_ports {JC[7]]	Sch
##Pmod Header JD ##Bank = 35, Pin name = IO_L21N_T2_DQS_35, name = JD1 #set_property PACKAGE_PIN H4 [get_ports {JD[0]] #set_property IOSTANDARD LVCMOS33 [get_ports {JD[0]]	Sch
##Bank = 35, Pin name = IO_L17P_T2_35, name = JD2 #set_property PACKAGE_PIN H1 [get_ports {JD[1]] #set_property IOSTANDARD LVCMOS33 [get_ports {JD[1]]	Sch
##Bank = 35, Pin name = IO_L17N_T2_35, name = JD3 #set_property PACKAGE_PIN G1 [get_ports {JD[2]] #set_property IOSTANDARD LVCMOS33 [get_ports {JD[2]]	Sch

##Bank = 35, Pin name = IO_L20N_T3_35, name = JD4 #set_property PACKAGE_PIN G3 [get_ports {JD[3]] #set_property IOSTANDARD LVCMOS33 [get_ports {JD[3]]	Sch
##Bank = 35, Pin name = IO_L15P_T2_DQS_35, name = JD7 #set_property PACKAGE_PIN H2 [get_ports {JD[4]] #set_property IOSTANDARD LVCMOS33 [get_ports {JD[4]]	Sch
##Bank = 35, Pin name = IO_L20P_T3_35, name = JD8 #set_property PACKAGE_PIN G4 [get_ports {JD[5]] #set_property IOSTANDARD LVCMOS33 [get_ports {JD[5]]	Sch
##Bank = 35, Pin name = IO_L15N_T2_DQS_35, name = JD9 #set_property PACKAGE_PIN G2 [get_ports {JD[6]] #set_property IOSTANDARD LVCMOS33 [get_ports {JD[6]]	Sch
##Bank = 35, Pin name = IO_L13N_T2_MRCC_35, name = JD10 #set_property PACKAGE_PIN F3 [get_ports {JD[7]] #set_property IOSTANDARD LVCMOS33 [get_ports {JD[7]]	Sch
##Pmod Header JXADC ##Bank = 15, Pin name = IO_L9P_T1_DQS_AD3P_15, name = XADC1_P -> XA1_P #set_property PACKAGE_PIN A13 [get_ports {JXADC[0]] #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[0]]	Sch
##Bank = 15, Pin name = IO_L8P_T1_AD10P_15, name = XADC2_P -> XA2_P #set_property PACKAGE_PIN A15 [get_ports {JXADC[1]] #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[1]]	Sch
##Bank = 15, Pin name = IO_L7P_T1_AD2P_15, name = XADC3_P -> XA3_P #set_property PACKAGE_PIN B16 [get_ports {JXADC[2]] #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[2]]	Sch
##Bank = 15, Pin name = IO_L10P_T1_AD11P_15, name = XADC4_P -> XA4_P #set_property PACKAGE_PIN B18 [get_ports {JXADC[3]] #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[3]]	Sch

```

##Bank = 15, Pin name = IO_L9N_T1_DQS_AD3N_15,
name = XADC1_N -> XA1_N
#set_property PACKAGE_PIN A14 [get_ports {JXADC[4]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[4]}]
##Bank = 15, Pin name = IO_L8N_T1_AD10N_15,
name = XADC2_N -> XA2_N
#set_property PACKAGE_PIN A16 [get_ports {JXADC[5]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[5]}]
##Bank = 15, Pin name = IO_L7N_T1_AD2N_15,
name = XADC3_N -> XA3_N
#set_property PACKAGE_PIN B17 [get_ports {JXADC[6]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[6]}]
##Bank = 15, Pin name = IO_L10N_T1_AD11N_15,
name = XADC4_N -> XA4_N
#set_property PACKAGE_PIN A18 [get_ports {JXADC[7]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[7]}]

```

```

##VGA Connector
##Bank = 35, Pin name = IO_L8N_T1_AD14N_35,
name = VGA_R0
#set_property PACKAGE_PIN A3 [get_ports {vgaRed[0]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[0]}]
##Bank = 35, Pin name = IO_L7N_T1_AD6N_35,
name = VGA_R1
#set_property PACKAGE_PIN B4 [get_ports {vgaRed[1]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[1]}]
##Bank = 35, Pin name = IO_L1N_T0_AD4N_35,
name = VGA_R2
#set_property PACKAGE_PIN C5 [get_ports {vgaRed[2]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[2]}]
##Bank = 35, Pin name = IO_L8P_T1_AD14P_35,
name = VGA_R3
#set_property PACKAGE_PIN A4 [get_ports {vgaRed[3]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[3]}]
##Bank = 35, Pin name = IO_L2P_T0_AD12P_35,
name = VGA_B0
#set_property PACKAGE_PIN B7 [get_ports {vgaBlue[0]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[0]}]

```

##Bank = 35, Pin name = IO_L4N_T0_35, name = VGA_B1 #set_property PACKAGE_PIN C7 [get_ports {vgaBlue[1]] #set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[1]]	Sch
##Bank = 35, Pin name = IO_L6N_T0_VREF_35, name = VGA_B2 #set_property PACKAGE_PIN D7 [get_ports {vgaBlue[2]] #set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[2]]	Sch
##Bank = 35, Pin name = IO_L4P_T0_35, name = VGA_B3 #set_property PACKAGE_PIN D8 [get_ports {vgaBlue[3]] #set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[3]]	Sch
##Bank = 35, Pin name = IO_L1P_T0_AD4P_35, name = VGA_G0 #set_property PACKAGE_PIN C6 [get_ports {vgaGreen[0]] #set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[0]]	Sch
##Bank = 35, Pin name = IO_L3N_T0_DQS_AD5N_35, name = VGA_G1 #set_property PACKAGE_PIN A5 [get_ports {vgaGreen[1]] #set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[1]]	Sch
##Bank = 35, Pin name = IO_L2N_T0_AD12N_35, name = VGA_G2 #set_property PACKAGE_PIN B6 [get_ports {vgaGreen[2]] #set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[2]]	Sch
##Bank = 35, Pin name = IO_L3P_T0_DQS_AD5P_35, name = VGA_G3 #set_property PACKAGE_PIN A6 [get_ports {vgaGreen[3]] #set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[3]]	Sch
##Bank = 15, Pin name = IO_L4P_T0_15, name = VGA_HS #set_property PACKAGE_PIN B11 [get_ports Hsync] #set_property IOSTANDARD LVCMOS33 [get_ports Hsync]	Sch
##Bank = 15, Pin name = IO_L3N_T0_DQS_AD1N_15, name = VGA_VS #set_property PACKAGE_PIN B12 [get_ports Vsync] #set_property IOSTANDARD LVCMOS33 [get_ports Vsync]	Sch

##Micro SD Connector

##Bank = 35, Pin name = IO_L14P_T2_SRCC_35, name = SD_RESET #set_property PACKAGE_PIN E2 [get_ports sdReset] #set_property IOSTANDARD LVCMOS33 [get_ports sdReset]	Sch
##Bank = 35, Pin name = IO_L9N_T1_DQS_AD7N_35, name = SD_CD #set_property PACKAGE_PIN A1 [get_ports sdCD] #set_property IOSTANDARD LVCMOS33 [get_ports sdCD]	Sch
##Bank = 35, Pin name = IO_L9P_T1_DQS_AD7P_35, name = SD_SCK #set_property PACKAGE_PIN B1 [get_ports sdSCK] #set_property IOSTANDARD LVCMOS33 [get_ports sdSCK]	Sch
##Bank = 35, Pin name = IO_L16N_T2_35, name = SD_CMD #set_property PACKAGE_PIN C1 [get_ports sdCmd] #set_property IOSTANDARD LVCMOS33 [get_ports sdCmd]	Sch
##Bank = 35, Pin name = IO_L16P_T2_35, name = SD_DAT0 #set_property PACKAGE_PIN C2 [get_ports {sdData[0]}] #set_property IOSTANDARD LVCMOS33 [get_ports {sdData[0]}]	Sch
##Bank = 35, Pin name = IO_L18N_T2_35, name = SD_DAT1 #set_property PACKAGE_PIN E1 [get_ports {sdData[1]}] #set_property IOSTANDARD LVCMOS33 [get_ports {sdData[1]}]	Sch
##Bank = 35, Pin name = IO_L18P_T2_35, name = SD_DAT2 #set_property PACKAGE_PIN F1 [get_ports {sdData[2]}] #set_property IOSTANDARD LVCMOS33 [get_ports {sdData[2]}]	Sch
##Bank = 35, Pin name = IO_L14N_T2_SRCC_35, name = SD_DAT3 #set_property PACKAGE_PIN D2 [get_ports {sdData[3]}] #set_property IOSTANDARD LVCMOS33 [get_ports {sdData[3]}]	Sch
##Accelerometer ##Bank = 15, Pin name = IO_L6N_T0_VREF_15, name = ACL_MISO #set_property PACKAGE_PIN D13 [get_ports aclMISO] #set_property IOSTANDARD LVCMOS33 [get_ports aclMISO]	Sch

##Bank = 15, Pin name = IO_L2N_T0_AD8N_15, name = ACL_MOSI #set_property PACKAGE_PIN B14 [get_ports aclMOSI] #set_property IOSTANDARD LVCMOS33 [get_ports aclMOSI]	Sch
##Bank = 15, Pin name = IO_L12P_T1_MRCC_15, name = ACL_SCLK #set_property PACKAGE_PIN D15 [get_ports aclSCK] #set_property IOSTANDARD LVCMOS33 [get_ports aclSCK]	Sch
##Bank = 15, Pin name = IO_L12N_T1_MRCC_15, name = ACL_CSN #set_property PACKAGE_PIN C15 [get_ports aclSS] #set_property IOSTANDARD LVCMOS33 [get_ports aclSS]	Sch
##Bank = 15, Pin name = IO_L20P_T3_A20_15, name = ACL_INT1 #set_property PACKAGE_PIN C16 [get_ports aclInt1] #set_property IOSTANDARD LVCMOS33 [get_ports aclInt1]	Sch
##Bank = 15, Pin name = IO_L11P_T1_SRCC_15, name = ACL_INT2 #set_property PACKAGE_PIN E15 [get_ports aclInt2] #set_property IOSTANDARD LVCMOS33 [get_ports aclInt2]	Sch
##Temperature Sensor ##Bank = 15, Pin name = IO_L14N_T2_SRCC_15, name = TMP_SCL #set_property PACKAGE_PIN F16 [get_ports tmpSCL] #set_property IOSTANDARD LVCMOS33 [get_ports tmpSCL]	Sch
##Bank = 15, Pin name = IO_L13N_T2_MRCC_15, name = TMP_SDA #set_property PACKAGE_PIN G16 [get_ports tmpSDA] #set_property IOSTANDARD LVCMOS33 [get_ports tmpSDA]	Sch
##Bank = 15, Pin name = IO_L1P_T0_AD0P_15, name = TMP_INT #set_property PACKAGE_PIN D14 [get_ports tmpInt] #set_property IOSTANDARD LVCMOS33 [get_ports tmpInt]	Sch
##Bank = 15, Pin name = IO_L1N_T0_AD0N_15, name = TMP_CT #set_property PACKAGE_PIN C14 [get_ports tmpCT] #set_property IOSTANDARD LVCMOS33 [get_ports tmpCT]	Sch

```

##Omnidirectional Microphone
##Bank = 35, Pin name = IO_25_35,
name = M_CLK
#set_property PACKAGE_PIN J5 [get_ports micClk]
    #set_property IOSTANDARD LVCMOS33 [get_ports micClk]
##Bank = 35, Pin name = IO_L24N_T3_35,
name = M_DATA
#set_property PACKAGE_PIN H5 [get_ports micData]
    #set_property IOSTANDARD LVCMOS33 [get_ports micData]
##Bank = 35, Pin name = IO_0_35,
Sch name = M_LRSEL
#set_property PACKAGE_PIN F5 [get_ports micLRSel]
    #set_property IOSTANDARD LVCMOS33 [get_ports micLRSel]

```

```

##PWM Audio Amplifier
##Bank = 15, Pin name = IO_L4N_T0_15,
name = AUD_PWM
#set_property PACKAGE_PIN A11 [get_ports ampPWM]
    #set_property IOSTANDARD LVCMOS33 [get_ports ampPWM]
##Bank = 15, Pin name = IO_L6P_T0_15,
name = AUD_SD
#set_property PACKAGE_PIN D12 [get_ports ampSD]

    #set_property IOSTANDARD LVCMOS33 [get_ports ampSD]

```

```

##USB-RS232 Interface
##Bank = 35, Pin name = IO_L7P_T1_AD6P_35,
name = UART_TXD_IN
#set_property PACKAGE_PIN C4 [get_ports RsRx]
    #set_property IOSTANDARD LVCMOS33 [get_ports RsRx]
##Bank = 35, Pin name = IO_L11N_T1_SRCC_35,
name = UART_RXD_OUT
#set_property PACKAGE_PIN D4 [get_ports RsTx]
    #set_property IOSTANDARD LVCMOS33 [get_ports RsTx]

```


##Bank = 35, Pin name = IO_L12N_T1_MRCC_35, name = UART_CTS #set_property PACKAGE_PIN D3 [get_ports RsCts] #set_property IOSTANDARD LVCMOS33 [get_ports RsCts]	Sch
##Bank = 35, Pin name = IO_L5N_T0_AD13N_35, name = UART_RTS #set_property PACKAGE_PIN E5 [get_ports RsRts] #set_property IOSTANDARD LVCMOS33 [get_ports RsRts]	Sch
##USB HID (PS/2) ##Bank = 35, Pin name = IO_L13P_T2_MRCC_35, name = PS2_CLK #set_property PACKAGE_PIN F4 [get_ports PS2Clk] #set_property IOSTANDARD LVCMOS33 [get_ports PS2Clk] #set_property PULLUP true [get_ports PS2Clk]	Sch
##Bank = 35, Pin name = IO_L10N_T1_AD15N_35, name = PS2_DATA #set_property PACKAGE_PIN B2 [get_ports PS2Data] #set_property IOSTANDARD LVCMOS33 [get_ports PS2Data] #set_property PULLUP true [get_ports PS2Data]	Sch
##SMSC Ethernet PHY ##Bank = 16, Pin name = IO_L11P_T1_SRCC_16, name = ETH_MDC #set_property PACKAGE_PIN C9 [get_ports PhyMdc] #set_property IOSTANDARD LVCMOS33 [get_ports PhyMdc]	Sch
##Bank = 16, Pin name = IO_L14N_T2_SRCC_16, name = ETH_MDIO #set_property PACKAGE_PIN A9 [get_ports PhyMdio] #set_property IOSTANDARD LVCMOS33 [get_ports PhyMdio]	Sch
##Bank = 35, Pin name = IO_L10P_T1_AD15P_35, name = ETH_RSTN #set_property PACKAGE_PIN B3 [get_ports PhyRstn] #set_property IOSTANDARD LVCMOS33 [get_ports PhyRstn]	Sch
##Bank = 16, Pin name = IO_L6N_T0_VREF_16, name = ETH_CRSDV	Sch

```

#set_property PACKAGE_PIN D9 [get_ports PhyCrs]
    #set_property IOSTANDARD LVCMOS33 [get_ports PhyCrs]
##Bank = 16, Pin name = IO_L13N_T2_MRCC_16,
name = ETH_RXERR
#set_property PACKAGE_PIN C10 [get_ports PhyRxErr]
    #set_property IOSTANDARD LVCMOS33 [get_ports PhyRxErr]
##Bank = 16, Pin name = IO_L19N_T3_VREF_16,
name = ETH_RXD0
#set_property PACKAGE_PIN D10 [get_ports {PhyRxd[0]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {PhyRxd[0]}]
##Bank = 16, Pin name = IO_L13P_T2_MRCC_16,
name = ETH_RXD1
#set_property PACKAGE_PIN C11 [get_ports {PhyRxd[1]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {PhyRxd[1]}]
##Bank = 16, Pin name = IO_L11N_T1_SRCC_16,
name = ETH_TXEN
#set_property PACKAGE_PIN B9 [get_ports PhyTxEn]
    #set_property IOSTANDARD LVCMOS33 [get_ports PhyTxEn]
##Bank = 16, Pin name = IO_L14P_T2_SRCC_16,
name = ETH_TXD0
#set_property PACKAGE_PIN A10 [get_ports {PhyTxd[0]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {PhyTxd[0]}]
##Bank = 16, Pin name = IO_L12N_T1_MRCC_16,
name = ETH_TXD1
#set_property PACKAGE_PIN A8 [get_ports {PhyTxd[1]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {PhyTxd[1]}]
##Bank = 35, Pin name = IO_L11P_T1_SRCC_35,
name = ETH_REFCLK
#set_property PACKAGE_PIN D5 [get_ports PhyClk50Mhz]
    #set_property IOSTANDARD LVCMOS33 [get_ports PhyClk50Mhz]
##Bank = 16, Pin name = IO_L12P_T1_MRCC_16,
name = ETH_INTN
#set_property PACKAGE_PIN B8 [get_ports PhyIntn]
    #set_property IOSTANDARD LVCMOS33 [get_ports PhyIntn]

##Quad SPI Flash
##Bank = CONFIG, Pin name = CCLK_0,
Sch name = QSPI_SCK

```

```

#set_property PACKAGE_PIN E9 [get_ports {QspiSCK}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {QspiSCK}]
##Bank = CONFIG, Pin name = IO_L1P_T0_D00_MOSI_14,      Sch name =
QSPI_DQ0
#set_property PACKAGE_PIN K17 [get_ports {QspiDB[0]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[0]}]
##Bank = CONFIG, Pin name = IO_L1N_T0_D01_DIN_14,      Sch name =
QSPI_DQ1
#set_property PACKAGE_PIN K18 [get_ports {QspiDB[1]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[1]}]
##Bank = CONFIG, Pin name = IO_L20_T0_D02_14,          Sch name =
QSPI_DQ2
#set_property PACKAGE_PIN L14 [get_ports {QspiDB[2]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[2]}]
##Bank = CONFIG, Pin name = IO_L2P_T0_D03_14,          Sch name =
QSPI_DQ3
#set_property PACKAGE_PIN M14 [get_ports {QspiDB[3]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[3]}]
##Bank = CONFIG, Pin name = IO_L15N_T2_DQS_DOUT_CSO_B_14, Sch name =
QSPI_CSN
#set_property PACKAGE_PIN L13 [get_ports QspiCSn]
    #set_property IOSTANDARD LVCMOS33 [get_ports QspiCSn]

```

```

##Cellular RAM
##Bank = 14, Pin name = IO_L14N_T2_SRCC_14,            Sch
name = CRAM_CLK
#set_property PACKAGE_PIN T15 [get_ports RamCLK]
    #set_property IOSTANDARD LVCMOS33 [get_ports RamCLK]
##Bank = 14, Pin name = IO_L23P_T3_A03_D19_14,        Sch name =
CRAM_ADVn
#set_property PACKAGE_PIN T13 [get_ports RamADVn]
    #set_property IOSTANDARD LVCMOS33 [get_ports RamADVn]
##Bank = 14, Pin name = IO_L4P_T0_D04_14,              Sch
name = CRAM_CEN
#set_property PACKAGE_PIN L18 [get_ports RamCEn]
    #set_property IOSTANDARD LVCMOS33 [get_ports RamCEn]
##Bank = 15, Pin name = IO_L19P_T3_A22_15,            Sch
name = CRAM_CRE

```

```

#set_property PACKAGE_PIN J14 [get_ports RamCRE]
    #set_property IOSTANDARD LVCMOS33 [get_ports RamCRE]
##Bank = 15, Pin name = IO_L15P_T2_DQS_15,
name = CRAM_OEN
#set_property PACKAGE_PIN H14 [get_ports RamOEn]
    #set_property IOSTANDARD LVCMOS33 [get_ports RamOEn]
##Bank = 14, Pin name = IO_0_14,
Sch name = CRAM_WEN
#set_property PACKAGE_PIN R11 [get_ports RamWEn]
    #set_property IOSTANDARD LVCMOS33 [get_ports RamWEn]
##Bank = 15, Pin name = IO_L24N_T3_RS0_15,
name = CRAM_LBN
#set_property PACKAGE_PIN J15 [get_ports RamLBn]
    #set_property IOSTANDARD LVCMOS33 [get_ports RamLBn]
##Bank = 15, Pin name = IO_L17N_T2_A25_15,
name = CRAM_UBN
#set_property PACKAGE_PIN J13 [get_ports RamUBn]
    #set_property IOSTANDARD LVCMOS33 [get_ports RamUBn]
##Bank = 14, Pin name = IO_L14P_T2_SRCC_14,
name = CRAM_WAIT
#set_property PACKAGE_PIN T14 [get_ports RamWait]
    #set_property IOSTANDARD LVCMOS33 [get_ports RamWait]

##Bank = 14, Pin name = IO_L5P_T0_DQ06_14,
name = CRAM_DQ0
#set_property PACKAGE_PIN R12 [get_ports {MemDB[0]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[0]}]
##Bank = 14, Pin name = IO_L19P_T3_A10_D26_14,
CRAM_DQ1
#set_property PACKAGE_PIN T11 [get_ports {MemDB[1]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[1]}]
##Bank = 14, Pin name = IO_L20P_T3_A08)D24_14,
CRAM_DQ2
#set_property PACKAGE_PIN U12 [get_ports {MemDB[2]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[2]}]
##Bank = 14, Pin name = IO_L5N_T0_D07_14,
name = CRAM_DQ3
#set_property PACKAGE_PIN R13 [get_ports {MemDB[3]}]
    #set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[3]}]

```

Sch

Sch

Sch

Sch

Sch

Sch name =

Sch name =

Sch

##Bank = 14, Pin name = IO_L17N_T2_A13_D29_14, CRAM_DQ4	Sch name =
#set_property PACKAGE_PIN U18 [get_ports {MemDB[4]] #set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[4]]	
##Bank = 14, Pin name = IO_L12N_T1_MRCC_14, name = CRAM_DQ5	Sch
#set_property PACKAGE_PIN R17 [get_ports {MemDB[5]] #set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[5]]	
##Bank = 14, Pin name = IO_L7N_T1_D10_14, name = CRAM_DQ6	Sch
#set_property PACKAGE_PIN T18 [get_ports {MemDB[6]] #set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[6]]	
##Bank = 14, Pin name = IO_L7P_T1_D09_14, nam	Sch