

M2 Master E3A Integration Circuits Systems

TD3: Realization of Sequential Operator

- 1. IFTAKHER Mohammed Akib No. 22211204
 - 2. KIBIWOTT Albert Kiplagat No. 22211612

Instructor: Professor Hervé MATHIAS

Realization of Sequential Operators

Part 1: Coding the clock divider

Code:

```
2
      -- open the standard libraries
 3
      library ieee;
      use ieee.std_logic_1164.all ; -- définit le types std_logic std_logic_vector
 5
      -- the TOP level entity
      entity clk_div is
 9
      -- defines the generic parameters (project constants)
      generic (factor: integer := 25000000); -- facteur de division d'horloge. Ici on
10
      obtiendra 1 hz à partir de 50 Mhz
11
12
13
      -- Input/Outputs definition
               RESET : in std_logic; -- 50 Mhz Clock CLK_IN : in std_logic; -- 50 Mhz Clock CLK_OUT : out std_logic -- 1 Hz clock
      port ( RESET : in std_logic;
14
15
16
17
18
      end entity;
19
20
21
22
23
24
25
26
27
28
29
30
      architecture a1 of clk_div is
      signal clkcnt : integer := factor;
      signal clkout : std_logic := '0';
         process(RESET, CLK_IN)
             begin
                 if (RESET = '0') then
                    clkcnt <= factor;
clkout <= '0';</pre>
31
32
33
34
35
36
                 elsif (rising_edge(CLK_IN)) then
                    if (c1kcnt = 0) then
                        clkcnt <= factor - 1;</pre>
                        clkout <= not clkout;</pre>
37
                    clkcnt <= clkcnt - 1;</pre>
38
                    end if;
39
                 end if;
40
         CLK_OUT <= clkout;
41
         end process;
42
      end architecture a1;
```

Comment: With the input clock being 50 MHz, to generate a 1 Hz, we need 25,000,000 counts as calculated below:

Scaling factor = $\frac{f_{in}}{f_{out}} = \frac{50 \times 10^6}{1} = 50,000,000$; and since a clock signal is a square wave with a 50% duty cycle; we will have 25,000,000 active cycles (rising edges).

Code Analysis: The logic behind "clkcnt = factor - 1" is that the countdown counter goes from the superior limit which is (25,000,000 -1 = 24,999,999) to 0, making a total of 25,000,000 active counts. The logic behind "clkcnt = clkcnt - 1" is that this line is used to decrement the counter by one from the initialized value (factor) until it reaches 0, so that the output clkout is inverted.

Part 2: Clock divider whose factor is programmable

```
2
     -- open the standard libraries
 3
     library ieee;
 4
     use ieee.std_logic_1164.all ; -- définit le types std_logic_std_logic_vector
 5
6
     use ieee.numeric_std.all;
 7
     -- the TOP level entity
 8
     entity clk_div2 is
 9
10
11
     -- Input/Outputs definition
12
     port ( RESET : in std_logic;
                                                 -- 50 Mhz Clock
                           in std_logic;
13
              CLK_IN :
                                                -- 50 Mhz clock
14
                                                -- 1 Hz clock
              CLK_OUT : out std_logic;
15
              factor : in std_logic_vector(3 downto 0)
16
17
18
     end
     entity;
19
20
21
     architecture a1 of clk_div2 is
     signal clkcnt : unsigned(3 downto 0):= unsigned(factor);
signal clkout : std_logic := '0';
22
23
24
25
     begin
26
         process(RESET, CLK_IN, FACTOR)
27
            begin
28
                if (RESET = '0') then
29
                   clkcnt <= unsigned(factor);</pre>
30
31
               elsif (rising_edge(CLK_IN)) then
32
33
                   if (clkcnt = 0) then
                      clkcnt <= unsigned(factor);</pre>
                      clkout <= '1';
34
35
                   elsif clkcnt = (unsigned(factor)/2) + 1 then
  clkout <= '0';</pre>
36
37
                      clkcnt <= clkcnt - "0001";
38
                   else
39
                      clkcnt <= clkcnt - "0001";
40
41
                   end if;
42
        end if;
CLK_OUT <= clkout;</pre>
43
44
         end process;
45
     end architecture a1;
```

Comment: The above code does not work when the factor is equal to zero, as such, the code has been modified to make the clock divider work for this value as described below:

Part 3: When the factor is equal to zero

Code:

```
-- open the standard libraries
     library ieee;
use ieee.std_logic_1164.all ; -- définit le types std_logic_std_logic_vector
 2
 3
     use ieee.numeric_std.all;
 6
     -- the TOP level entity
 7
     entity clk_div2 is
 8
 9
     -- Input/Outputs definition
               RESET : in std_logic;
CLK_IN : in std_logic;
CLK_OUT : out std_logic;
10
                                                   -- 50 Mhz Clock
     port ( RESET
11
12
                                                   -- 50 Mhz Clock
                                                   -- 1 Hz clock
13
               factor : in std_logic_vector(3 downto 0)
14
15
16
     end
     entity;
17
18
19
     architecture a1 of clk_div2 is
20
     signal clkcnt : unsigned(3 downto 0):= unsigned(factor);
     signal clkout : std_logic := '0';
21
22
23
     begin
24
         process(RESET, CLK_IN, FACTOR)
25
            begin
                if (RESET = '0') then
26
27
                   clkcnt <= unsigned(factor);</pre>
28
29
                elsif (unsigned(factor) = 0) then
30
                   clkout <= CLK_IN;</pre>
31
32
                    if (rising_edge(CLK_IN)) then
33
34
35
                       if (clkcnt = 0) then
                           clkcnt <= unsigned(factor);
clkout <= '1';</pre>
36
37
                       elsif clkcnt = (unsigned(factor)/2) + 1 then
  clkout <= '0';</pre>
38
39
                           clkcnt <= clkcnt - "0001";
40
41
42
                           clkcnt <= clkcnt - "0001";
43
44
                       end if;
45
46
                   end if;
47
                end if;
48
         CLK_OUT <= clkout;
49
         end process;
50
     end architecture al;
```

Comment: As seen from the code, the clkout will be equal to CLK_IN (same frequency) should the factor be equal to 0.




Figure: Circuit Diagram

Conclusion

In this practical session, we realized the functionality of the clock divider in two different ways, that is, with a generic parameter and a programmable parameter (4-bit input factor). Additionally, we implemented the code for the case when the factor is "0000".