

M2 Master E3A Integration Circuits Systems

TD4: Realization of Finite State Machine

- 1. IFTAKHER Mohammed Akib No. 22211204
 - 2. KIBIWOTT Albert Kiplagat No. 22211612

Instructor: Professor Hervé MATHIAS

Realization of Finite State Machine

The aim of this practical session is to describe the sequencing of a traffic light for pedestrians. Here, a single traffic light is considered and not crossroads. Below are the codes:

Part 1: State Machine with 5 states

Clock Divider Code

```
-- open the standard libraries
      library ieee;
use ieee.std_logic_1164.all ; -- définit le types std_logic_std_logic_vector
      -- the TOP level entity
      entity clk_div is
      -- defines the generic parameters (project constants)
      generic (factor: integer := 25000000); -- facteur de division d'horloge. Ici on
10
      obtiendra 1 hz à partir de 50 Mhz
11
12
      -- Input/Outputs definition
     port ( RESET : in std_logic; -- 50 Mhz Clock
CLK_IN : in std_logic; -- 50 Mhz Clock
CLK_OUT : out std_logic -- 1 Hz clock
13
14
15
16
17
18
19
      end entity;
20
21
22
23
24
25
      architecture a1 of clk_div is
      signal clkcnt : integer := factor;
      signal clkout : std_logic := '0';
26
27
          process(RESET, CLK_IN)
             begin
28
                 if (RESET = '0') then
                     clkcnt <= factor;
clkout <= '0';</pre>
29
30
31
32
                 elsif (rising_edge(CLK_IN)) then
33
34
                     if (clkcnt = 0) then
  clkcnt <= factor - 1;</pre>
35
36
37
                         clkout <= not clkout;</pre>
                     clkcnt <= clkcnt - 1;</pre>
38
                     end if;
39
                 end if;
40
         CLK_OUT <= clkout;
41
          end process;
```

```
Library ieee ;
Use ieee.std_logic_1164.all ;
 3
      entity feux is
port (clk, raz : in std_logic ; -- horloge, reset, et bouton poussoir
     r,o,v : out std_logic ) ; -- commande des lumières rouge, orange et vert
end entity feux ;
 6
 9
      architecture al of feux is
10
      type statetype is (S0, S1, S2, S3, S4, S5); -- états de la machine d'état signal state : statetype; -- registre d'état
11
      signal state : statetype;
12
13
14
15
      begin
16
17
         process(clk,raz)
18
         begin
            if (raz='0') then
19
                                                                -- reset asynchrone
                 state <= SO ;
20
            elsif (clk'event and clk='1') then
                                                                -- au top d'horloge
-- calcul du nouvel etat
21
22
             case state is
23
                when SO => state <= S1;
24
25
                 when S1 => state <= S2;
                when S2 => state <= S3;
when S3 => state <= S4;
26
                when S4 => state <= S5;
27
               when S5 => state <= S0;
28
29
            end case ;
          end if;
30
        end process;
31
32
33
         -- calcul des sorties en fonction de l'état
        r <= '1' when state=S0 or state=S1 or state=S2 else '0' ;
v <= '1' when state=S3 or state=S4 else '0' ;
o <= '1' when state=S5 else '0' ;</pre>
34
35
36
      end a1;
```

Part 2: State Machine with 3 states

```
Library ieee ;
Use ieee.std_logic_1164.all ;
 3
 4
      entity feux is
      port (clk, raz : in std_logic ; -- horloge, reset, et bouton poussoir
    r,o,v : out std_logic ) ; -- commande des lumières rouge, orange et vert
 5
 6
      end entity feux;
 7
 8
      architecture al of feux is
10
11
      type statetype is (State0, State1, State2); -- états de la machine d'état
12
13
      signal next_state, present_state : statetype;
                                                                                   -- registre d'état
14
15
      begin
16
17
        process(clk,raz, present_state)
        begin
18
          if (raz='0') then
19
                                                         -- reset asynchrone
          present_state <= State0 ;
elsif (clk'event and clk='1') then -- au top d'horloge
20
21
22
            case present_state is
                                                                  -- calcul du nouvel etat
23
               when State0 =>
24
                   next_state <= State1 ;</pre>
                   r <= '1';
v <= '0';
o <= '0';
25
26
27
28
               when State1 =>
29
                   next_state <= State2 ;</pre>
30
                   r <= '0';
v <= '1';
o <= '0';
31
32
33
               when State2 =>
34
                    next_state <= State0 ;</pre>
                    r <= '0';
v <= '0';
o <= '1';
35
36
37
38
39
             end case ;
40
            present_state <= next_state;
41
          end if ;
42
        end process;
43
44
45
      end a1;
```

Part 3: State Machine with 3 states with duration configure

```
Library ieee ;
Use ieee.std_logic_1164.all ;
      entity feux is
 4
 5
      generic ( rcount : integer := 5;
                ocount : integer := 3;
                  vcount : integer := 1);
     port (clk, raz : in std_logic; -- horloge, reset, et bouton poussoir r,o,v : out std_logic); -- commande des lumières rouge, orange et vert end entity feux;
 9
10
11
12
13
      architecture al of feux is
14
15
      type statetype is (SR, SV, SO);
                                                -- états de la machine d'état
     signal current_state : statetype;
signal counter : integer := rcount;
16
17
                                                                       -- registre d'état
18
19
20
     begin
21
22
        process(clk,raz)
23
        begin
          if (raz='0') then
24
                                                       -- reset asynchrone
25
               current_state <= SR ;
26
27
          elsif (clk'event and clk='1') then
                                                          -- au top d'horloge
28
29
                case current_state is
30
                    when SR =>
31
                        if (counter = 0) then
32
                           current_state <= SV;
33
                           counter <= vcount;
34
35
36
                           counter <= counter - 1;
37
                        end if;
38
39
                    when SV =>
40
                        if (counter = 0) then
41
                           current_state <= SO;
42
                           counter <= ocount;
43
44
45
                           counter <= counter - 1;
                        end if;
46
47
48
                    when SO =>
49
                        if (counter = 0) then
                           current_state <= SR;
50
51
52
                           counter <= rcount;
53
54
                           counter <= counter - 1;
                        end if;
55
56
                    end case;
57
58
          end if :
59
        end process;
60
61
        -- calcul des sorties en fonction de l'état
        r <= '1' when current_state=SR e'se '0'; v <= '1' when current_state=SV else '0'; o <= '1' when current_state=SO else '0';
62
63
64
      end a1;
```

Part 4: With a pedestrian call button

```
Library ieee ;
Use ieee.std_logic_1164.all ;
      5
 6
7
 8
      port (clk, raz, btn : in std_logic ; -- horloge, reset, et bouton poussoir
    r,o,v : out std_logic ) ; -- commande des lumières rouge, orange et vert
end entity feux ;
 9
10
11
12
13
14
      architecture al of feux is
15
16
      type statetype is (SR, SV, SO);
signal current_state : statetype;
signal counter : integer := rcount;
                                                        -- états de la machine d'état
17
18
19
20
21
                                                                                 -- registre d'état
      begin
         process(clk,raz, btn)
22
23
            if (raz='0') then
                                                               -- reset asynchrone
24
25
                  current_state <= SR ;
26
27
            elsif (clk'event and clk='1') then
                                                                 -- au top d'horloge
28
29
                   case current_state is
                       when SR =>
30
31
32
33
                           if (counter = 0) then
                               current_state <= SV;
                               counter <= vcount;
34
35
                               counter <= counter - 1;
36
                           end if;
37
38
                       when SV =>
39
40
                           if (btn = '0') then
41
42
                               current_state <= SO;
counter <= ocount;
43
44
45
                           else
                                if (counter = 0) then
46
47
                                    current_state <= SO;
48
                                    counter <= ocount;
49
50
51
52
53
                               else
                                  counter <= counter - 1;
                           end if;
end if;
54
55
56
57
58
                       when so =>
                           if (counter = 0) then
                               current_state <= SR;
                               counter <= rcount;
59
60
61
                               counter <= counter - 1;
                           end if;
62
63
                       end case:
64
            end if;
65
         end process;
66
         -- calcul des sorties en fonction de l'état
r <= '1' when current_state=SR else '0' ;
v <= '1' when current_state=SV else '0' ;
o <= '1' when current_state=SO else '0' ;
67
68
69
70
       end a1;
```

Part 5: With the change to orange occurring only after 5 seconds and memorization of the command if the user presses for the first 5 seconds

Code:

```
1
    Library ieee ;
    Use ieee.std_logic_1164.all ;
2
3
    entity feux is
    5
6
    9
LO
1
L2
L3
    architecture al of feux is
L5
    type statetype is (SR, SV, SO);
                                        -- états de la machine d'état
    signal current_state : statetype;
L6
    signal counter : integer := rcount;
17
                                                           -- registre d'état
                                                           -- registre d'état
18
    signal wait_counter : integer := 5;
L9
20
21
    begin
23
24
    process(clk,raz, btn)
25
26
    variable lock : std_logic;
                                                  -- registre d'état
    variable tm1, tmp2, tmp3, tmp4, tmp5 : std_logic;
27
28
29
30
        if (raz='0') then
                                               -- reset asynchrone
31
            current_state <= SR ;
32
33
        elsif (clk'event and clk='1') then
                                                -- au top d'horloge
34
35
             case current_state is
36
                when SR =>
                    if (counter = 0) then
37
38
                       current_state <= SV;
                       counter <= vcount;
lock <= '1';</pre>
39
10
1
12
13
                       counter <= counter - 1;
                    end if;
15
16
                when SV =>
                      if (btn = '0' and lock ='1') then
17
18
                             wait_counter <= wait_counter - 1;
                             current_state <= SV;
19
                             lock <='0';
tmp1 :='1';
50
51
52
53
54
                       elsif (lock ='0' and wait_counter = 4) then
                             wait_counter <= wait_counter - 1;</pre>
66
                             current_state <= SV;
57
                             lock <='0';
58
59
                             if (btn = '0') then
50
                             tmp2 :='1';
51
52
53
                             end if;
54
55
56
57
                       elsif (lock ='0' and wait_counter = 3) then
                             wait_counter <= wait_counter - 1;</pre>
                             current_state <= SV;
lock <='0';</pre>
58
59
                             if (btn = '0') then
tmp3 :='1';
```

```
end if;
72
73
74
75
76
77
78
80
81
82
83
84
85
86
87
                                elsif (lock ='0' and wait_counter = 2) then
                                        wait_counter <= wait_counter - 1;
                                        current_state <= SV;
lock <='0';
                                        if (btn = '0') then
tmp4 :='1';
end if;
                                elsif (lock ='0' and wait_counter = 1) then
                                        wait_counter <= 5;
                                         current_state <= $0;
                                        counter <= ocount;
88
90
91
92
93
94
95
96
                                if (btn = '0') then
    tmp4 :='1';
    end if;
                            else
                                if (counter = 0) then
                                    current_state <= SO:
98
99
                                    counter <= ocount;
100
101
                                    counter <= counter - 1;
102
                                end if;
                            end if;
103
104
105
                        when SO =>
                            if (counter = 0) then
106
107
                                current_state <= SR;
108
                                counter <= rcount;
109
110
111
                                counter <= counter - 1;
                            end if;
112
                        end case;
113
114
115
             end if;
116
          end process;
117
          -- calcul des sorties en fonction de l'état r \leftarrow 1' when current_state=SR else '0'; v \leftarrow 1' when current_state=SV else '0';
118
119
120
          o <= '1' when current_state=SO else '0';
121
        end a1;
```

Conclusion

In this practical session, we implemented the operation of the traffic light with different scenarios, including when the duration is configured and when the pedestrian presses the call button. We experienced a challenge during testing of the last two codes as our device was not working as expected.