

M2 Master E3A Integration Circuits Systems

TD5-6: Realization of a data path and a state machine

- 1. IFTAKHER Mohammed Akib No. 22211204
 - 2. KIBIWOTT Albert Kiplagat No. 22211612

Instructor: Professor Hervé MATHIAS

In this practical work we realized an operator that allows calculating the average power of a signal using the formula:

$$P = \frac{1}{N} \sum_{k=0}^{N-1} x_k^2$$

Where N is the number of samples used to make the calculation

The x_k signal arrives synchronously to the clock signal and the P signal must remain present until the following calculation. The calculation is started only if the control signal C is at 1. If it is at 0, the operator finishes his last calculation and then goes to standby mode.

1) Data path diagram allowing the realization of this operator




Figure 1: Top-level entity of the circuit.




Figure 2: Data path diagram of the circuit.

2) The signals used to control the data path

- Load
- Clear
- Done

3) A state machine diagram to control the previous signals




Figure 3: State machine diagram to control the previous signal.

Code for the Datapath and Control path

```
LIBRARY ieee;
 1
       USE ieee.std_logic_1164.all;
 3
       use IEEE.numeric_std.ALL:
 45
       ENTITY calcul_puissance IS
 6
            GENERIC(
 7
           m : integer :=10 ;
 8
           k : integer := 16
10
11
12
13
14
15
             PORT(
                                  : IN std_logic;
                                                               -- reset asynchrone
                  reset
                                  : IN std_logic; -- system clock
: IN std_logic; -- command = 1 when the operation must be done
: IN signed(k-1 downto 0); -- input signal
                  clock.
                                  : IN std_logic;
16
                                  : OUT unsigned(2*k-3 downto 0) -- average power of signal.
17
18
19
20
       END calcul_puissance;
       architecture al of calcul_puissance is
21
22
       type statetype is (idle, counts, fin); -- the three states of state machine (control a
       path)
23
       signal state: statetype;
       signal counter: unsigned(m-1 downto 0):=(others => '1'); -- counter to trace the a
24
       operation
25
26
                               : signed(k-1 downto 0); -- signal storing the content of X
27
                               : unsigned(2*k-1 downto 0); -- signal storing the squared value of a
      signal resize_sq : unsigned (2*k-1+m downto 0):=(others=>'0'); -- signal used for a concatenation of sq signal and '00000000' signal resize_sq1 : unsigned (2*k-1+m downto 0):=(others=>'0'); -- signal used for a
28
29
       accumulation of sum
30
31
       -- Control signal
      signal done: std_logic; -- signal indicates the completion of the counts signal load: std_logic := '1'; -- signal signifying the operation is going on signal clear: std_logic; -- signal clearing all the memory signal over: std_logic; -- signal confirming the finished state
32
33
34
35
36
37
38
39
       begin
40
           data_path: process(clock, reset, X, done, clear, load)
41
           begin
           if ( reset = '1') then
42
               P <= (others => '0');
resize_sq <= (others => '0');
load <= '0';
43
44
45
46
47
           elsif rising_edge(clock) then
  load <= '1';</pre>
48
49
                    reg_x <= X;
50
                    sq <= unsigned(reg_x*reg_x);</pre>
51
52
53
54
                  if done = '0' and clear = '0' then
  resize_sq <= "0000000000" & sq ;
  resize_sq1 <= resize_sq + resize_sq1;</pre>
55
56
57
58
                    P <= resize_sq1(41 downto 12); -- the final output takes the MSBs
                        if clear='1' then
  resize_sq1<= (others => '0');
59
60
                           end if;
61
           end if;
62
63
           end if;
65
           end process;
```

```
67
           control_path: process(clock, reset, state, C)
 68
          begin
 69
              if ( reset = '1') then
 70
 71
                  state <= idle; -- idle and waiting state
 72
73
 74
75
              elsif rising_edge(clock) then
 76
                  case state is
                      when idle =>
if C = '1' then
 77
 78
 79
                            clear <='1';
                             state <= counts; ---C <= '1' hence control signal is activated and a
       it shifts to counts state
 81
                         else
                             over <= '0';
clear <= '1';
load <= '0';
 82
83
84
                                                -- acc reg cleared
                             state <= idle;

done <= '0'; --when idle even with the clock done signal is on

counter <= (others => '1'); -- initializing counter with all '1's
 85
 86
 87
88
89
                         end if:
                      when counts =>
 90
                          clear <='0';
                         load <= '1'
 91
                             if (counter = "0000000000")then
 92
                             counter <= (others => '1');
done <= '1'; --done signal is activated (all inputs have been a
 93
 94
       counted)
 95
                             state <= fin;
 96
                             else
 97
                             counter <= counter - "0000000001";
                             done <= '0'; --done signal is still low until count is finished
end if;</pre>
 98
 99
100
                      when fin =>
                                            --counter has finished counting
101
                         over <= '1':
102
                         state <= idle;
103
104
105
                  end case;
106
107
              end if;
108
           end process;
109
110
111
       end architecture a1;
```

Test Bench

Here, a sinusoidal input signal with an amplitude equal to the maximum admissible amplitude is used. The amplitude of the input signal is divided by 2 for every N sample. Below is the test-bench code and simulation.

Test Bench Code

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
use IEEE.numeric_std.ALL;
use IEEE.math_real.ALL;
        ENTITY test_calcul_puissance IS
8
9
10
        END test_calcul_puissance;
11
12
13
14
15
16
        architecture test of test_calcul_puissance is
       component calcul_puissance is
   generic(
   k : integer :=16;
   m : integer := 10
17
18
19
20
21
22
23
24
25
26
27
       port(
                                        : IN std_logic; -- reset asynchrone

: IN std_logic; -- horloge systeme

: IN std_logic; -- commande = 1 quand l'opĂ@ration doit se faire

: IN signed(k-1 downto 0); -- facteur de division

: OUT unsigned(2*k-3 downto 0)
                      reset
clock
                      C
X
P
        );
end component;
                                 eset : std_logic := '0';
clock : std_logic := '0';
C : std_logic := '1';
X : signed(15 downto 0) := (others=>'0');
P : unsigned(29 downto 0) := (others=>'0');
N : integer := 2**10;
        signal
signal
signal
signal
signal
                               reset
clock
C
X
P
28
29
30
31
32
33
34
35
36
        constant freq : real := 1.0e5;
signal amp : real := 32767.0 ; -- Maximum admissiable amplitude for 16 bit input \( \pi \)
2x32767.
37
38
39
40
41
42
43
44
45
46
47
48
        begin
                   UTT : calcul_puissance
                  port map(
reset => reset,
clock => clock,
                     C => C,
X => X,
P => P
                  );
        reset <= '0':
50
51
52
53
54
55
56
57
58
59
60
        clk_process: process --to form the clock
                  clock <= '0';
wait for 50 ns;</pre>
                  clock <= '1';
wait for 50 ns;</pre>
        end process;
61
62
63
64
65
66
67
68
69
        main_process: process(clock)
begin
             if rising_edge(clock) then
                            m = V chen amp \leftarrow amp/2.0; -- Amplitude is divided by 2 in every N samples. N\leftarrow2**10;
                                       else
                                               N \ll N - 1;
     73
74
                                       end if:
     75
                                       X \leftarrow to_signed(integer(amp*sin(math_2_pi*freq*real((now/(1 ns))*1.0e-9))), x'=
                 length): -- Input signal
     77
     78
                         end if;
     79
                 end process;
     80
     81
                 end test;
```

Test Bench Simulation




Figure 4: Simulation of the state machine.

The figure above shows the simulation of the whole circuit. As shown, the amplitude of the input signal X is divided by 2 for every N sample. As a result, P is reduced by 4 at each new calculation. For example, the last calculation $\frac{8}{4} = 2$.

These results verify that our operator is working successfully and the desired objectives of this practical work have been met.