



**M2 Master E3A Integration Circuits Systems**

**TD2: Realization of Arithmetic Operator**

- 1. IFTAKHER Mohammed Akib – No. 22211204**
- 2. KIBIWOTT Albert Kiplagat - No. 22211612**

**Instructor: Professor Hervé MATHIAS**

## Realization of Arithmetic operators

### Part 1: Conversion with signal and without the modulo function

The snapshot of the code is given below:

```
1  -- Question 2
2
3  library ieee;
4  use ieee.std_logic_1164.all;
5  use ieee.numeric_std.all;
6
7
8  entity dig2dec is
9      port (
10         val : in std_logic_vector (15 downto 0);
11         seg4 : out std_logic_vector(3 downto 0);
12         seg3 : out std_logic_vector(3 downto 0);
13         seg2 : out std_logic_vector(3 downto 0);
14         seg1 : out std_logic_vector(3 downto 0);
15         seg0 : out std_logic_vector(3 downto 0)
16     );
17 end entity;
18
19
20 architecture rtl of dig2dec is
21
22     signal val1: unsigned (12 downto 0); -- Here, 13 bits are encoded.
23     signal val2: unsigned (9 downto 0); -- Here, 10 bits are encoded.
24     signal val3: unsigned (6 downto 0); -- Here, 7 bits are encoded.
25     signal val4: unsigned (3 downto 0); -- Here, 4 bits are encoded.
26
27     --Conversion without modulo function
28
29     begin
30         val1 <= resize(unsigned(val)/10, val1'length);
31         seg0 <= std_logic_vector(resize(unsigned(val) - (val1*10), seg0'length)) ;
32
33         val2 <= resize(val1/10, val2'length);
34         seg1 <= std_logic_vector(resize(val1 - (val2*10), seg1'length));
35
36         val3 <= resize(val2/10, val3'length);
37         seg2 <= std_logic_vector(resize(val2 - (val3*10), seg2'length));
38
39         val4 <= resize(val3/10, val4'length);
40         seg3 <= std_logic_vector(resize(val3 - (val4*10), seg3'length));
41
42         seg4 <= std_logic_vector(val4);
43
44     end architecture;
```

The table for vectors val1 to val4 is given below:

Vector name	Bit size
val1	13 bits
val2	10 bits
val3	7 bits
val4	4 bits

## Compilation report

Flow Status	Successful - Tue Sep 20 04:44:55 2022
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	digital_decimal
Top-level Entity Name	digital_decimal
Family	MAX 10
Device	10M50DAF484C6GES
Timing Models	Preliminary
Total logic elements	346 / 49,760 (< 1 %)
Total registers	0
Total pins	68 / 360 ( 19 %)
Total virtual pins	0
Total memory bits	0 / 1,677,312 ( 0 %)
Embedded Multiplier 9-bit elements	0 / 288 ( 0 %)
Total PLLs	0 / 4 ( 0 %)
UFM blocks	0 / 1 ( 0 %)
ADC blocks	0 / 2 ( 0 %)

Number of logic elements used is 346 out of 49760 which represents <1%.

## Part 2: Conversion with modulo function

Code:

```
1  -- Here, the code has one primary input val and 5 output vector
2  -- which are seg0, seg1, seg2, seg3, seg4. All these input and
3  -- output have been identified as std_logic_vector.
4
5
6  -- This file is conversion using modulus function
7  library ieee;
8  use ieee.std_logic_1164.all;
9  use ieee.numeric_std.all;
10
11  -- Please change the file name to dig2dec in order to run.
12
13  entity dig2dec is
14      port (
15          val : in std_logic_vector (15 downto 0);
16          seg4 : out std_logic_vector(3 downto 0);
17          seg3 : out std_logic_vector(3 downto 0);
18          seg2 : out std_logic_vector(3 downto 0);
19          seg1 : out std_logic_vector(3 downto 0);
20          seg0 : out std_logic_vector(3 downto 0)
21      );
22  end entity;
23
24  architecture rtl of dig2dec is
25      begin
26          seg0 <= std_logic_vector(resize((unsigned(val)) mod 10, seg0'length)) ;
27          seg1 <= std_logic_vector(resize((unsigned(val)/10) mod 10, seg1'length)) ;
28          seg2 <= std_logic_vector(resize((unsigned(val)/100) mod 10, seg2'length)) ;
29          seg3 <= std_logic_vector(resize((unsigned(val)/1000) mod 10, seg3'length)) ;
30          seg4 <= std_logic_vector(resize((unsigned(val)/10000) mod 10, seg4'length)) ;
31
32      end architecture;
```

## Compilation report:

Flow Status	Successful - Tue Sep 20 02:22:28 2022
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	digital_decimal
Top-level Entity Name	digital_decimal
Family	MAX 10
Device	10M50DAF484C6GES
Timing Models	Preliminary
Total logic elements	1,242 / 49,760 ( 2 % )
Total registers	0
Total pins	68 / 360 ( 19 % )
Total virtual pins	0
Total memory bits	0 / 1,677,312 ( 0 % )
Embedded Multiplier 9-bit elements	0 / 288 ( 0 % )
Total PLLs	0 / 4 ( 0 % )
UFM blocks	0 / 1 ( 0 % )
ADC blocks	0 / 2 ( 0 % )

The number of logic elements used is 1,242 out of 49760, representing 2%.

### Part 3: Conversion using variable and process

Code:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  -- Please change the file name to dig2dec in order to run.
6
7  entity dig2dec is
8      port (
9          val : in std_logic_vector (15 downto 0);
10         seg4 : out std_logic_vector(3 downto 0);
11         seg3 : out std_logic_vector(3 downto 0);
12         seg2 : out std_logic_vector(3 downto 0);
13         seg1 : out std_logic_vector(3 downto 0);
14         seg0 : out std_logic_vector(3 downto 0)
15     );
16 end entity;
17
18 architecture rtl of dig2dec is
19     begin
20
21         p_decim : process(val)
22             variable val4 : unsigned(3 downto 0) ; -- val4=E(val/10000) between 0 and 5
23             (minimum 3 bits)
24             variable val3 : unsigned(6 downto 0) ; -- val3=E(val/1000) between 0 and 50
25             (minimum 6 bits)
26             variable val2 : unsigned(9 downto 0) ; -- val2=E(val/100) between 0 and 500
27             (9 bits minimum)
28             variable val1 : unsigned(12 downto 0) ; -- val1=E(val/10) between 0 and 5000
29             (minimum 13 bits)
30             begin
31                 val1 := resize(unsigned(val)/10,val1'length) ; -- we calculate the
32                 successive divisions by powers of 10
33                 val2 := resize(val1/10,val2'length) ;
34                 val3 := resize(val2/10,val3'length) ;
35                 val4 := resize(val3/10,val4'length) ; -- we calculate the successive
36                 divisions by powers of 10
37
38                 seg0 <= std_logic_vector(resize(unsigned(val) -val1*10,seg0'length)) ;
39                 seg1 <= std_logic_vector(resize(val1-val2*10,seg1'length)) ;
40                 seg2 <= std_logic_vector(resize(val2-val3*10,seg2'length)) ;
41                 seg3 <= std_logic_vector(resize(val3-val4*10,seg3'length)) ;
42                 seg4 <= std_logic_vector(val4) ;
43
44             end process ;
45
46 end architecture;
```

## Compilation Report:

Flow Status	Successful - Tue Sep 20 02:35:25 2022
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	digital_decimal
Top-level Entity Name	digital_decimal
Family	MAX 10
Device	10M50DAF484C6GES
Timing Models	Preliminary
Total logic elements	346 / 49,760 ( < 1 % )
Total registers	0
Total pins	68 / 360 ( 19 % )
Total virtual pins	0
Total memory bits	0 / 1,677,312 ( 0 % )
Embedded Multiplier 9-bit elements	0 / 288 ( 0 % )
Total PLLs	0 / 4 ( 0 % )
UFM blocks	0 / 1 ( 0 % )
ADC blocks	0 / 2 ( 0 % )

The number of logic elements used is 346 out of 49760, representing <1%.




Figure: Circuit Diagram

## Conclusion

In this practical session, the realization of a 16-bit binary/decimal converter has been implemented using different architectures while comparing the number of logic elements used in each case. It can be seen that with the use of modulo function, more number of logic elements (1,242 out of 49,760) are utilized whereas using process and variables as well as signals 346 out of 49760 logic elements are used. Notably, with the use of process we arrived at the same result.