



**M2 Master E3A Integration Circuits Systems**

**TD7-8: Design of a frequency divider based on a gray code counter**

- 1. IFTAKHER Mohammed Akib – No. 22211204**
- 2. KIBIWOTT Albert Kiplagat - No. 22211612**

**Instructor: Professor Hervé MATHIAS**

## TD7-8: Design of a frequency divider based on a gray code counter

In this practical work, a synchronous counter of a first clock has been designed in order to make a clock divider. Additionally, the output of the counter has been sampled by another asynchronous clock of the first clock.

The counter of interest here is the gray code counter. A 4-bit binary counter is considered. The table below shows the chronogram of the state of its outputs at the time of transition.

Table 1: binary to gray code conversion table with an additional virtual bit.

<b>D</b>	<b>b<sub>3</sub></b>	<b>b<sub>2</sub></b>	<b>b<sub>1</sub></b>	<b>b<sub>0</sub></b>	<b>y<sub>3</sub></b>	<b>y<sub>2</sub></b>	<b>y<sub>1</sub></b>	<b>y<sub>0</sub></b>	<b>x</b>
0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	0	0	0	1	0
2	0	0	1	0	0	0	1	1	1
3	0	0	1	1	0	0	1	0	0
4	0	1	0	0	0	1	1	0	1
5	0	1	0	1	0	1	1	1	0
6	0	1	1	0	0	1	0	1	1
7	0	1	1	1	0	1	0	0	0
8	1	0	0	0	1	1	0	0	1
9	1	0	0	1	1	1	0	1	0
10	1	0	1	0	1	1	1	1	1
11	1	0	1	1	1	1	1	0	0
12	1	1	0	0	1	0	1	0	1
13	1	1	0	1	1	0	1	1	0
14	1	1	1	0	1	0	0	1	1
15	1	1	1	1	1	0	0	0	0

Its output is sampled at the time of transition.

Multiple bits are often changed on a single count transition in binary-coded counter sequences. This may (will) result in decoding errors, particularly when counter values are checked for identity.

## TD7-8: Design of a frequency divider based on a gray code counter

Gray-coded count sequences always change one bit at a time, and only one bit at a time. Comparing two such counts for identity will never result in a decoding error. When compared to binary counters, gray-coded counters need half the number of transitions. That is an advantage in terms of reduced dynamic power consumption.

A virtual bit,  $X$ , is added to the gray code counter to the right of the LSB to simplify its coding mechanism. This bit equals 1 when the counter is at 0 and changes the value at each clock cycle. Table 1 above shows the values taken by the counter over time with the addition of the virtual bit.

5. Make a simple diagram based on logic gates and flip-flops of the 3 LSBs of the counter




Figure 1: Diagram based on logic gates and flip-flops of the 3 LSBs of the counter.

## Entity code

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.numeric_std.ALL;
4  use work.myfuncs.all;
5
6  entity compteur_gray is
7  generic ( div2 : integer range 0 to 1 := 1          -- indique si on place d'abord un 2
8  diviseur par 2
9  ) ;
10 port ( clk,reset,clk2 : in std_logic;              -- horloge d'entre, reset et horloge 2
11 d'échantillonnage
12 enable : in std_logic;                            -- autorisation de fonctionnement
13 factor : in unsigned(6 downto 0);                 -- facteur de division
14 count_out : out unsigned(6 downto 0);              -- compteur de division
15 clock_out : out std_logic);                       -- horloge divisee generee
16 end compteur_gray ;

```

## 6. Architecture a1 code

From the given entity, the counter has been programmed in the architecture a1 below. The enable signal allows the counter to change state when it is equal to 1.

```

1  architecture a1 of compteur_gray is
2  signal count : unsigned (6 downto 0) := (others => '0');
3
4  begin
5
6  P1 : process (clk, reset)
7  begin
8
9      if(reset='1' ) then
10         count <= (0 => '1', others => '0');
11
12         elsif(clk'event and clk='1') then
13
14             if (enable='1') then
15                 count(0) <= not count(0);
16                 count(1) <= count(1) xor count(0);
17                 for i in 2 to count'left-1 Loop
18                     if (count(i-1)='1' ) and (count(i-2 downto 0)=to_unsigned(0, i-1) ) then
19                         count(i) <= not count (i);
20                     end if;
21                 end loop;
22                 if (count(count'left-2 downto 0)= to_unsigned (0, count'left-1) ) then
23                     count(count'left) <= not count (count'left);
24                 end if;
25             end if ;
26         end if;
27     end process;
28     count_out <= count(4 downto 1) ;
29 end a1;

```

## TD7-8: Design of a frequency divider based on a gray code counter

### Test bench Code

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  use IEEE.numeric_std.ALL;
4
5
6  ENTITY test_gray IS
7  END test_gray;
8
9
10 architecture a1 of test_gray is
11
12 -----
13 -- tous les composants connecter
14 -----
15
16 component compteur_gray is
17 generic ( div2 : integer -- indique si on place d'abord un diviseur par 2
18 ) ;
19 port ( clk,reset,clk2 : in std_logic;    -- horloge d'entre et reset
20       enable : in std_logic;
21       factor : in unsigned(6 downto 0); -- facteur de division
22       count_out : out unsigned(3 downto 0); -- compteur de division
23       clock_out : out std_logic);        -- horloge divise
24 end component ;
25
26 component digital_gene IS
27 PORT(
28     -- reset      : OUT std_logic;
29     -- enable     : OUT std_logic;
30     -- factor      : OUT unsigned(6 downto 0); -- facteur de division
31     -- clk,clk2    : OUT std_logic
32 );
33 end component;
34
35 -----
36 -- tous les signaux locaux
37 -----
38
39 signal reset : std_logic := '0'; -- reset et autorisation de la logique
40 signal enable : std_logic := '1'; -- reset et autorisation de la logique
41 signal clk,clk2 : std_logic := '1'; -- horloge de rfrence 10 Mhz du GSM
42 signal clock_out : std_logic ;      -- horloge de sortie du DCO
43 signal factor : unsigned(6 downto 0) ; -- facteur de division
44 signal count_out : unsigned(3 downto 0) := (others => '0') ; -- phase attendue
45 begin
46
47 -- instantiation de tous les composants
48 -----
49
50 -- c1 : digital_gene port map(reset,enable,factor,clk,clk2) ;
51 c2 : compteur_gray generic map(div2 => 1)
52 port map(clk,reset,clk2,enable,factor,count_out,clock_out) ;
53
54 reset <= '0';
55 enable <= '1';
56
57 clk_process: process --to form the clock
58 begin
59     clk <= '0';
60     wait for 50 ns;
61
62     clk <= '1';
63     wait for 50 ns;
64
65 end process;
66
67 end architecture a1 ;
68
```

## TD7-8: Design of a frequency divider based on a gray code counter

### Simulation




Figure 2: Simulation of the gray code counter.

## 7. Architecture a2 code

Here, an independent and asynchronous clock clk2 has been created to be used in sampling the output of the counter. At the rising edge of this clock, the count\_out output must contain the value taken by the counter, recorded in binary. Using the myfuncs function, the library provided, the previous code has been modified to a new a2 architecture in order to carry out this sampling.

```

1  architecture a2 of compteur_gray is
2  signal count : unsigned (7 downto 0) := (others => '0');
3  signal countc : unsigned(6 downto 0) := (others => '0');
4
5  begin
6
7  P1 : process (clk, reset)
8  begin
9
10     if(reset='0' ) then
11         count <= (0 => '1', others => '0');
12
13     elsif(clk'event and clk='1') then
14
15         if (enable='1') then
16             count(0) <= not count(0);
17             count(1) <= count(1) xor count(0);
18             for i in 2 to count'left-1 loop
19                 if (count(i-1)='1' ) and (count(i-2 downto 0)=to_unsigned(0, i-1) ) then
20                     count(i) <= not count (i);
21                 end if;
22             end loop;
23             if (count(count'left-2 downto 0)= to_unsigned (0, count'left-1) ) then
24                 count(count'left) <= not count (count'left);
25             end if;
26         end if ;
27     end if;
28 end process;
29
30 P2 : process(clk2)
31 begin
32     if(clk2'event and clk2='1') then
33         countc <= count(count'left downto 1) ;
34     end if ;
35 end process ;
36
37 P3 : count_out <= gray2bin(countc) ;
38
39 end a2;

```

### My funcs function code

```

1  -- Created by @(#)CDS: vhdlin version 6.1.8-64b 07/16/2019 20:11
2  (cpgbld02.cadence.com) $
3  -- on Wed Apr  1 13:51:39 2020
4
5  library IEEE;
6  use IEEE.STD_LOGIC_1164.ALL;
7  use IEEE.numeric_std.ALL;
8
9  package myfuncs is
10     function bin2gray (bin : unsigned)
11         return unsigned;
12     function gray2bin (gray : unsigned)
13         return unsigned;
14 end myfuncs;
15
1  -- Created by @(#)CDS: vhdlin version 6.1.8-64b 07/16/2019 20:11
2  (cpgbld02.cadence.com) $
3  -- on Wed Apr  1 13:51:39 2020
4
5  package body myfuncs is
6     function bin2gray (bin : unsigned)
7         return unsigned is
8     variable gray : unsigned(bin'range) ;
9     begin
10         gray(bin'left) := bin(bin'left) ;
11         for j in 0 to bin'length-2 loop
12             gray(j):=bin(j+1) xor bin(j) ;
13         end loop ;
14         return gray ;
15     end bin2gray;
16
17     function gray2bin (gray : unsigned)
18         return unsigned is
19     variable bin : unsigned(gray'range) ;
20     begin
21         bin(gray'left) := gray(gray'left) ;
22         for j in 0 to gray'left-1 loop
23             bin(j) := gray(gray'left) ;
24             for k in gray'left-1 downto j loop
25                 bin(j):=bin(j) xor gray(k) ;
26             end loop ;
27         end loop ;
28         return bin ;
29     end gray2bin;
30
31
32 end myfuncs;
33

```



## 8. Architecture a3 code

In this part, a gray code counter with a programmable modulo has been created. The value of the modulo is an entry of this counter called 'factor' in the entity. In practice, the input factor is equal to the value of the modulo minus 1 because the counter will count from 0 to 'factor'. Using myfuncs function library provided, a new a3 architecture has been created in order to set the modulo of the counter.

```

1  -----
2  -- architecture a4 du compteur de gray
3  -- on génère l'horloge divisée en sortie
4  -----
5
6  architecture a3 of compteur_gray is
7
8  signal count : unsigned(7 downto 0) := (others => '0');
9  signal countc : unsigned(6 downto 0) := (others => '0');
10
11 begin
12
13   P1 : process(clk,reset)
14   begin
15     if(reset='0') then
16       count<= (0 => '1', others => '0');
17       clock_out <= '0' ;
18     elsif(clk'event and clk='1') then
19       if (enable='1') then
20         if (count(count'left downto 1)=bin2gray(factor)) then
21           count<= (0 => '1', others => '0');
22           clock_out <= '0' ;      -- when the counter is reset to 0, clock_out is also reset to 0
23         else
24           count(0) <= not count(0);
25           count(1) <= count(1) xor count(0) ;
26           for i in 2 to count'left-1 loop
27             if (count(i-1)='1') and (count(i-2 downto 0)=0 ) then
28               count(i) <= not count(i) ;
29             end if ;
30           end loop;
31           if (count(count'left-2 downto 0)=0 ) then
32             count(count'left) <= not count(count'left) ;
33           end if ;
34         end if ;
35       end if ;
36     end if;
37   end process;
38
39   P2 : process(clk2)
40   begin
41     if(clk2'event and clk2='1') then
42       countc <= count(count'left downto 1) ;
43     end if ;
44   end process ;
45
46   P3 : count_out <= gray2bin(countc) ;
47
48 end a3 ;

```

## 9. Architecture a4 code

Here, a clock signal whose frequency is the frequency of the initial clock divided by factor +1 has been generated as depicted in architecture a4 below:

```

1  -----
2  -- architecture a4 du compteur de gray
3  -- on génère l'horloge divisée en sortie
4  -----
5
6  architecture a4 of compteur_gray is
7
8  signal count : unsigned(7 downto 0) := (others => '0');
9  signal countc : unsigned(6 downto 0) := (others => '0');
10
11 begin
12
13   P1 : process(clk,reset)
14   begin
15     if(reset='0') then
16       count<= (0 => '1', others => '0');
17       clock_out <= '0' ;
18     elsif(clk'event and clk='1') then
19       if (enable='1') then
20         if (count(count'left downto 1)=bin2gray(factor)) then
21           count<= (0 => '1', others => '0');
22           clock_out <= '0' ;      -- quand le compteur est remis à 0, clock_out est 0
23           aussi remis à 0
24         else
25           count(0) <= not count(0);
26           count(1) <= count(1) xor count(0) ;
27           for i in 2 to count'left-1 loop
28             if (count(i-1)='1') and (count(i-2 downto 0)=0 ) then
29               count(i) <= not count(i) ;
30             end if ;
31           end loop;
32           if (count(count'left-2 downto 0)=0 ) then
33             count(count'left) <= not count(count'left) ;
34           end if ;
35           if (count(count'left downto 1)=bin2gray(factor/2)) then -- quand on atteint la
36             moitié du modulo, clock_out est mis à 1
37             clock_out <= '1';
38           end if ;
39         end if ;
40       end if ;
41     end process;
42
43   P2 : process(clk2)
44   begin
45     if(clk2'event and clk2='1') then
46       countc <= count(count'left downto 1) ;
47     end if ;
48   end process ;
49
50   P3 : count_out <= gray2bin(countc) ;
51 end a4 ;

```

### **Conclusion**

In this practical work, the operation and programming of gray code counter have been demonstrated. From the practical, a frequency divider has been designed by generating a clock signal that has half the frequency of the initial clock. The objective of this practical session is to exhibit the efficiency of the gray code when it comes to bit transition and power consumption.