



M2 Master E3A Integration Circuits Systems

TD5-6: Realization of a data path and a state machine

1. IFTAKHER Mohammed Akib – No. 22211204

2. KIBIWOTT Albert Kiplagat - No. 22211612

Instructor: Professor Hervé MATHIAS

TD5-6: Realization of a data path and a state machine

In this practical work we realized an operator that allows calculating the average power of a signal using the formula:

$$P = \frac{1}{N} \sum_{k=0}^{N-1} x_k^2$$

Where N is the number of samples used to make the calculation

The x_k signal arrives synchronously to the clock signal and the P signal must remain present until the following calculation. The calculation is started only if the control signal C is at 1. If it is at 0, the operator finishes his last calculation and then goes to standby mode.

1) Data path diagram allowing the realization of this operator




Figure 1: Top-level entity of the circuit.




Figure 2: Data path diagram of the circuit.

2) The signals used to control the data path

- Load
- Clear
- Done

3) A state machine diagram to control the previous signals




Figure 3: State machine diagram to control the previous signal.

Code for the Datapath and Control path

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  use IEEE.numeric_std.ALL;
4
5  ENTITY calcul_puissance IS
6      GENERIC(
7          m : integer :=10 ;
8          k : integer := 16
9      );
10
11      PORT(
12          reset      : IN std_logic;      -- reset asynchrone
13          clock       : IN std_logic;      -- system clock
14          C           : IN std_logic;      -- command = 1 when the operation must be done
15          X           : IN signed(k-1 downto 0); -- input signal
16          P           : OUT unsigned(2*k-3 downto 0) -- average power of signal.
17      );
18  END calcul_puissance;
19
20  architecture a1 of calcul_puissance is
21
22      type statetype is (idle, counts , fin); --the three states of state machine (control path)
23      signal state: statetype;
24      signal counter: unsigned(m-1 downto 0):=(others => '1'); -- counter to trace the operation
25
26      signal reg_x      : signed(k-1 downto 0); -- signal storing the content of X
27      signal sq         : unsigned(2*k-1 downto 0); -- signal storing the squared value of reg_x
28      signal resize_sq : unsigned (2*k-1+m downto 0):=(others=>'0'); -- signal used for concatenation of sq signal and '00000000'
29      signal resize_sq1 : unsigned (2*k-1+m downto 0):=(others=>'0'); -- signal used for accumulation of sum
30
31      -- Control signal
32      signal done : std_logic; -- signal indicates the completion of the counts
33      signal load : std_logic := '1'; -- signal signifying the operation is going on
34      signal clear : std_logic; -- signal clearing all the memory
35      signal over : std_logic; -- signal confirming the finished state
36
37
38  begin
39      data_path: process(clock, reset, X, done, clear, load)
40      begin
41          if ( reset = '1') then
42              P <= (others => '0');
43              resize_sq <= (others => '0') ;
44              load <= '0';
45
46          elsif rising_edge(clock) then
47              load <= '1';
48              reg_x <= X;
49              sq <= unsigned(reg_x*reg_x);
50
51              if done = '0' and clear = '0' then
52                  resize_sq <= "0000000000" & sq ;
53                  resize_sq1 <= resize_sq + resize_sq1;
54
55              else
56                  P <= resize_sq1(41 downto 12); -- the final output takes the MSBs
57                  if clear='1' then
58                      resize_sq1<= (others => '0');
59                  end if ;
60
61              end if;
62          end if;
63      end if;
64      end process;
65

```

TD5-6: Realization of a data path and a state machine

```

67     control_path: process(clock, reset, state, C)
68     begin
69         if ( reset = '1') then
70             state <= idle; -- idle and waiting state
71
72         elsif rising_edge(clock) then
73
74             case state is
75             when idle =>
76                 if C = '1' then
77                     clear <='1';
78                     state <= counts; ---C <= '1' hence control signal is activated and
79                     it shifts to counts state
80                 else
81                     over <= '0';
82                     clear <= '1';
83                     load <= '0'; -- acc reg cleared
84                     state <= idle;
85                     done <= '0'; --when idle even with the clock done signal is on
86                     counter <= (others => '1'); -- initializing counter with all '1's
87                 end if;
88             when counts =>
89                 clear <='0';
90                 load <= '1';
91                 if (counter = "0000000000")then
92                     counter <= (others => '1');
93                     done <= '1'; --done signal is activated (all inputs have been
94                     counted)
95                 state <= fin;
96                 else
97                     counter <= counter - "0000000001";
98                     done <= '0'; --done signal is still low until count is finished
99                 end if;
100
101             when fin => --counter has finished counting
102                 over <= '1';
103                 state <= idle;
104
105             end case;
106         end if;
107     end process;
108
109 end architecture a1 ;
110
111
112

```

Test Bench

Here, a sinusoidal input signal with an amplitude equal to the maximum admissible amplitude is used. The amplitude of the input signal is divided by 2 for every N sample. Below is the test-bench code and simulation.

TD5-6: Realization of a data path and a state machine

Test Bench Code

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  use IEEE.numeric_std.ALL;
4  use IEEE.math_real.ALL;
5
6
7  ENTITY test_calcul_puissance IS
8
9  END test_calcul_puissance;
10
11
12  architecture test of test_calcul_puissance is
13
14  component calcul_puissance is
15    generic(
16      k : integer := 16;
17      m : integer := 10
18    );
19    port(
20      reset      : IN std_logic;    -- reset asynchrone
21      clock      : IN std_logic;    -- horloge systeme
22      C          : IN std_logic;    -- commande = 1 quand l'opération doit se faire
23      X          : IN signed(k-1 downto 0); -- facteur de division
24      P          : OUT unsigned(2*k-3 downto 0)
25    );
26  end component;
27
28  signal      reset      : std_logic := '0';
29  signal      clock      : std_logic := '0';
30  signal      C          : std_logic := '1';
31  signal      X          : signed(15 downto 0) := (others=>'0');
32  signal      P          : unsigned(29 downto 0) := (others=>'0');
33  signal      N : integer := 2**10;
34
35  constant freq : real := 1.0e5;
36  signal amp : real := 32767.0 ; -- Maximum admissible amplitude for 16 bit input a
37  2x32767.
38
39  begin
40    UTT : calcul_puissance
41    port map(
42      reset => reset,
43      clock => clock,
44      C     => C,
45      X     => X,
46      P     => P
47    );
48
49    reset <= '0';
50
51    clk_process: process --to form the clock
52    begin
53      clock <= '0';
54      wait for 50 ns;
55
56      clock <= '1';
57      wait for 50 ns;
58
59    end process;
60
61
62    main_process: process(clock)
63    begin
64      if rising_edge(clock) then
65
66        if N = 0 then
67          amp <= amp/2.0 ; -- Amplitude is divided by 2 in every N samples.
68          N<=2**10;
69
70
71        else
72          N <= N - 1;
73
74        end if;
75
76        X <= to_signed(integer(amp*sin(math_2_pi*freq*real((now/(1 ns))*1.0e-9))),x'
77        length); -- Input signal
78      end if;
79    end process;
80
81  end test;

```

TD5-6: Realization of a data path and a state machine

Test Bench Simulation




Figure 4: Simulation of the state machine.

The figure above shows the simulation of the whole circuit. As shown, the amplitude of the input signal X is divided by 2 for every N sample. As a result, P is reduced by 4 at each new calculation. For example, the last calculation $\frac{8}{4} = 2$.

These results verify that our operator is working successfully and the desired objectives of this practical work have been met.