

ICS904/CD2IC : Cell Design For Digital Integrated Circuits

The bases of CMOS digital circuits...

Yves MATHIEU yves.mathieu@telecom-paristech.fr

Outline

Introduction

CMOS technology

bases of CMOS logic

CMOS logic efficiency

Moore's laws



Outline

Introduction

CMOS technology

bases of CMOS logic

CMOS logic efficiency

Moore's laws



Yves MATHIEU

- \blacksquare A ground reference : V_{ss}
- \blacksquare A power supply : V_{dd}
- An electrical definition for logic values :

$$0 \equiv V_{ss}, 1 \equiv V_{dd}$$

- A resistive load : R_{load}
- A switch controlled by a voltage (referenced to V_{ss})
 - $V_{control} = 0$ Open switch
 - $V_{control} = V_{dd}$ Closed switch






- \blacksquare A ground reference : V_{ss}
- A power supply : V_{dd}
- An electrical definition for logic values :

$$0 \equiv V_{ss}, 1 \equiv V_{dd}$$

- A resistive load : R_{load}
- A switch controlled by a voltage (referenced to V_{ss})
 - V_{control} = 0 Open switch
 - $V_{control} = V_{dd}$ Closed switch





- \blacksquare A ground reference : V_{ss}
- A power supply : V_{dd}
- An electrical definition for logic values :

$$0 \equiv V_{ss}, 1 \equiv V_{dd}$$

- A resistive load : R_{load}
- A switch controlled by a voltage (referenced to V_{ss})
 - V_{control} = 0 Open switch
 - $V_{control} = V_{dd}$ Closed switch






What do we need?

- \blacksquare A ground reference : V_{ss}
- A power supply : V_{dd}
- An electrical definition for logic values :

$$0 \equiv V_{ss}, 1 \equiv V_{dd}$$

- A resistive load : R_{load}
- A switch controlled by a voltage (referenced to V_{ss})
 - V_{control} = 0 Open switch
 - $V_{control} = V_{dd}$ Closed switch

Yves MATHIEU





- \blacksquare A ground reference : V_{ss}
- A power supply : V_{dd}
- An electrical definition for logic values :

$$0 \equiv V_{ss}, 1 \equiv V_{dd}$$

- A resistive load : R_{load}
- A switch controlled by a voltage (referenced to V_{ss})
 - V_{control} = 0 Open switch
 - $V_{control} = V_{dd}$ Closed switch






What do we need?

- \blacksquare A ground reference : V_{ss}
- \blacksquare A power supply : V_{dd}
- An electrical definition for logic values :
 - $0 \equiv V_{ss}, 1 \equiv V_{dd}$

4/55

- A resistive load : R_{load}
- A switch controlled by a voltage (referenced to V_{ss})
 - $V_{control} = 0$ Open switch
 - $V_{control} = V_{dd}$ Closed switch






- \blacksquare A ground reference : V_{ss}
- \blacksquare A power supply : V_{dd}
- An electrical definition for logic values :


$$0 \equiv V_{ss}$$
, $1 \equiv V_{dd}$

- A resistive load : R_{load}
- A switch controlled by a voltage (referenced to V_{ss})
 - $V_{control} = 0$ Open switch
 - $V_{control} = V_{dd}$ Closed switch













Yves MATHIEU






















The two input NOR gate








The two input NOR gate







Yves MATHIEU



The two input NOR gate








The two input NOR gate







- A permanent current flows through the gate when the logic output is **0**:
 - The only usefull power consumption should be linked to the activity of gates not to their state...
- Physicists do not know how to realize ideals switches (at reasonable operating temperatures):
 - The **0** logic level doesn't reach V_{ss}
 - Safe operation of the gate is not garanteed.



- A permanent current flows through the gate when the logic output is **0**:
 - The only usefull power consumption should be linked to the activity of gates not to their state...
- Physicists do not know how to realize ideals switches (at reasonable operating temperatures):
 - The **0** logic level doesn't reach V_{ss}
 - · Safe operation of the gate is not garanteed.



- A permanent current flows through the gate when the logic output is 0 :
 - The only usefull power consumption should be linked to the activity of gates not to their state...
- Physicists do not know how to realize ideals switches (at reasonable operating temperatures):
 - The **0** logic level doesn't reach V_{ss} .
 - · Safe operation of the gate is not garanteed.



- A permanent current flows through the gate when the logic output is **0**:
 - The only usefull power consumption should be linked to the activity of gates not to their state...
- Physicists do not know how to realize ideals switches (at reasonable operating temperatures):
 - The **0** logic level doesn't reach V_{ss} .
 - Safe operation of the gate is not garanteed.



but...

- A permanent current flows through the gate when the logic output is **0**:
 - The only usefull power consumption should be linked to the activity of gates not to their state...
- Physicists do not know how to realize ideals switches (at reasonable operating temperatures):
 - The **0** logic level doesn't reach V_{ss} .
 - Safe operation of the gate is not garanteed.



but...

Outline

Introduction

CMOS technology

bases of CMOS logic


CMOS logic efficiency

Moore's laws



The MOS transistor

Metal Oxide Semiconductor






CMOS transistors


Complementary Metal Oxide Semiconductor

- Gate : *G*, Drain : *D*, Source : *S*, Threshold Voltage : *V*_T
- With $V_{TN} > 0$ and $V_{TP} < 0$



nMOS transistor

- N channel
- Electrons current
- Conduction if $V_{gs} > V_{TN}$



pMOS transistor

- P channel
- Holes current
- lacksquare Conduction if $V_{gs} < V_{TP}$



Schematic Symbols

$$G = \bigcup_{k=1}^{D} G = \bigcup_{k=1}^{D} G = \bigcup_{k=1}^{D} G$$

Cut-off region

If
$$V_{GS} \leq V_{TN}$$
 then $I_{DS} = 0$

Conduction region (Saturation region)

If
$$V_{GS} > V_{TN}$$
 then $I_{DS_{max}} = K_n \cdot (V_{GS} - V_{TN})^2$

$$K_n = \frac{1}{2}\mu_{0N} \cdot C'_{ox} \frac{W_N}{L_N}$$





Schematic Symbols

$$G \xrightarrow{\mathsf{D}} G \xrightarrow{\mathsf{D}} G \xrightarrow{\mathsf{D}} G \xrightarrow{\mathsf{D}} G$$

Cut-off region

If
$$V_{GS} \leq V_{TN}$$
 then $I_{DS} = 0$

Conduction region (Saturation region)

If
$$V_{GS} > V_{TN}$$
 then $I_{DS_{max}} = K_n \cdot (V_{GS} - V_{TN})^2$

$$K_n = \frac{1}{2}\mu_{0N} \cdot C'_{ox} \frac{W_N}{L_N}$$





Schematic Symbols

$$G \xrightarrow{D} G \xrightarrow{D} G \xrightarrow{D} G \xrightarrow{D} G$$

Cut-off region

If
$$V_{GS} \leq V_{TN}$$
 then $I_{DS} = 0$

Conduction region (Saturation region)

If
$$V_{GS} > V_{TN}$$
 then $I_{DS_{max}} = K_n \cdot (V_{GS} - V_{TN})^2$

$$K_n = \frac{1}{2}\mu_{0N} \cdot C'_{ox} \frac{W_N}{L_N}$$





Schematic Symbols

$$G \xrightarrow{D} G \xrightarrow{D} G \xrightarrow{D} G \xrightarrow{D} G$$

Cut-off region

If
$$V_{GS} \leq V_{TN}$$
 then $I_{DS} = 0$

Conduction region (Saturation region)

If
$$V_{GS} > V_{TN}$$
 then $I_{DS_{max}} = K_n \cdot (V_{GS} - V_{TN})^2$

$$K_n = \frac{1}{2}\mu_{0N} \cdot C'_{ox} \frac{W_N}{L_N}$$





Schematic symbols

Cut-off region

If
$$V_{GS} \geq V_{TP}$$
 then $I_{DS} = 0$

Conduction region (Saturation region)

If
$$V_{GS} < V_{TP}$$
 then $I_{DS_{max}} = -K_p \cdot (V_{GS} - V_{TP})^2$

$$K_P = \frac{1}{2}\mu_{0P} \cdot C'_{ox} \frac{W_P}{L_P}$$





Schematic symbols

Cut-off region

If
$$V_{GS} \geq V_{TP}$$
 then $I_{DS} = 0$

Conduction region (Saturation region)

If
$$V_{GS} < V_{TP}$$
 then $I_{DS_{max}} = -K_p \cdot (V_{GS} - V_{TP})^2$

$$K_P = \frac{1}{2}\mu_{0P} \cdot C'_{ox} \frac{W_P}{L_P}$$





Schematic symbols

$$G = \left(\begin{array}{cc} S & & \\ & B & \\ & D & \end{array}\right) \quad G = \left(\begin{array}{cc} S & & \\ & B & \\ & D & \end{array}\right) \quad G = \left(\begin{array}{cc} S & & \\ & D & \\ & D & \end{array}\right)$$

Cut-off region

If
$$V_{GS} \geq V_{TP}$$
 then $I_{DS} = 0$

Conduction region (Saturation region)

If
$$V_{GS} < V_{TP}$$
 then $I_{DS_{max}} = -K_p \cdot (V_{GS} - V_{TP})^2$

$$K_P = \frac{1}{2}\mu_{0P} \cdot C'_{ox} \frac{W_P}{L_P}$$





Schematic symbols

$$G \xrightarrow{\downarrow} \begin{matrix} S \\ B \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ B \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \end{matrix} \qquad G \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \end{matrix} \qquad G \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \end{matrix} \qquad G \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \end{matrix} \qquad G \end{matrix} \qquad G \end{matrix} \qquad G \xrightarrow{\downarrow} \begin{matrix} S \\ D \end{matrix} \qquad G \begin{matrix} S \end{matrix} \qquad G \end{matrix}$$

Cut-off region

12/55

If
$$V_{GS} \geq V_{TP}$$
 then $I_{DS} = 0$


Conduction region (Saturation region)


If
$$V_{GS} < V_{TP}$$
 then $I_{DS_{max}} = -K_p \cdot (V_{GS} - V_{TP})^2$

$$K_P = \frac{1}{2}\mu_{0P} \cdot C'_{ox} \frac{W_P}{L_P}$$












28nm node. NMOS transistor





T_{OX} : gate oxide thickness



L: Gate Length



W: Gate Width



Outline

Introduction

CMOS technology

bases of CMOS logic

CMOS logic efficiency

Moore's laws




MOS transistors and logic levels

Two non ideal electronic switches



nMOS Transistor with Source connected to Ground.

- $V_G = V_{ss}$
 - ⇒ open switch
- $V_G = V_{dd}$
 - ⇒ closed switch



pMOS Transistor with Source connected to power supply

- $V_G = V_{ss}$
 - ⇒ closed switch
- \blacksquare $V_G = V_{dd}$
 - ⇒ open switch





CMOS invertor

Boolean input value a = 0

$$\rightarrow V_a = 0$$

- → nMOS cutoff
- → pMOS conducting

$$\rightarrow V_z = V_{dd}$$

- \rightarrow boolean output value z = 1
- boolean input value a = 1


$$\rightarrow V_a = V_{dd}$$

- → nMOS conducting
- → pMOS cutoff

$$\rightarrow V_z = 0$$

 \rightarrow Boolean output value z = 0

No static power consumption (first order approximation)





CMOS invertor

Boolean input value a = 0

$$\rightarrow V_a = 0$$

- → nMOS cutoff
- → pMOS conducting

$$\rightarrow V_z = V_{dd}$$

- \rightarrow boolean output value z = 1
- boolean input value a = 1


$$\rightarrow V_a = V_{dd}$$

- → nMOS conducting
- → pMOS cutoff

$$\rightarrow V_z = 0$$

 \rightarrow Boolean output value z = 0

No static power consumption (first order approximation)





CMOS invertor

Boolean input value a = 0

$$\rightarrow V_a = 0$$

- → nMOS cutoff
- → pMOS conducting

$$\rightarrow V_z = V_{dd}$$

- \rightarrow boolean output value z = 1
- **b**oolean input value a = 1


$$\rightarrow V_a = V_{dd}$$

- → nMOS conducting
- → pMOS cutoff

$$\rightarrow V_z = 0$$


 \rightarrow Boolean output value z = 0

No static power consumption (first order approximation)





The two input NAND gate





21/55

Outline

Introduction

CMOS technology

bases of CMOS logic

CMOS logic efficiency

Moore's laws



Performance criterions

Area/cost :

The smaller the chip is, the better the efficiency of production and therefore the lower the manufacturing cost.

- Using smaller transistors (technology evolution)
- Using less transistors (architectural choices)

Speed :

Faster logic gates implies larger processing power.

- How to increase the clock frequency?
- -> Power consumption :

Computation means power consumption.

- How to minimize this power consumption? (Internet Of Things) ...)
- How to evacuate the dissipated heat (Servers for cloud)...)



Performance criterions

Area/cost :

The smaller the chip is, the better the efficiency of production and therefore the lower the manufacturing cost.

- Using smaller transistors (technology evolution)
- Using less transistors (architectural choices)

Speed :

Faster logic gates implies larger processing power.

- How to increase the clock frequency?
- -> Power consumption :

Computation means power consumption.

- How to minimize this power consumption? (Internet Of Things) ...)
- How to evacuate the dissipated heat (Servers for cloud)...)



Performance criterions

Area/cost :

The smaller the chip is, the better the efficiency of production and therefore the lower the manufacturing cost.

- Using smaller transistors (technology evolution)
- Using less transistors (architectural choices)

Speed :

Faster logic gates implies larger processing power.

- How to increase the clock frequency?
- -> Power consumption :


Computation means power consumption.

- How to minimize this power consumption? (Internet Of Things) ...)
- How to evacuate the dissipated heat (Servers for cloud)...)



The simple case of a rising edge at the input of an invertor


- Hypothesis 1 : The rising edge has a null duration.
- Hypothesis 2: The only parasitic capacitance taken into account is the gate capacitance.
- Hypothesis 3 : The current flowing through the transistors for charge or discharge of parasitic capacitance C_{par} is roughly equal to $I_{DS_{max}}$





The simple case of a rising edge at the input of an invertor


- Hypothesis 1 : The rising edge has a null duration.
- Hypothesis 2: The only parasitic capacitance taken into account is the gate capacitance.
- Hypothesis 3 : The current flowing through the transistors for charge or discharge of parasitic capacitance C_{par} is roughly equal to $I_{DS_{max}}$






The simple case of a rising edge at the input of an invertor

- Hypothesis 1 : The rising edge has a null duration.
- Hypothesis 2: The only parasitic capacitance taken into account is the gate capacitance.
- Hypothesis 3 : The current flowing through the transistors for charge or discharge of parasitic capacitance C_{par} is roughly equal to $I_{DS_{max}}$





MOS transistor



Current through the conducting transistor

$$I_{DS_{max}} = K_n \cdot \left(V_{dd} - V_{TN}\right)^2$$
 with $K_n = \frac{1}{2}\mu_{0N} \cdot C_{ox}' rac{W_N}{L_N}$


Parasitic capacitance of the transistor gate

$$C_{ox} = C'_{ox} W_N \cdot L_N$$





MOS transistor



Current through the conducting transistor

$$I_{DS_{max}} = K_n \cdot \left(V_{dd} - V_{TN}\right)^2$$
 with $K_n = \frac{1}{2}\mu_{0N} \cdot C_{ox}' rac{W_N}{L_N}$

Parasitic capacitance of the transistor gate

$$C_{ox} = C'_{ox} W_N \cdot L_N$$







Computation time of an invertor

Current equation for the parasitic capacitance

$$I_{C_{par}} = C_{par} dV_{C_{par}}/dt$$

The NMOS transistor acts as a current source

$$I_{C_{par}} pprox I_{DSmax} = K_n \cdot (V_{dd} - V_{tn})^2$$

Discharge from V_{dd} to 0

$$t_{comp} = C_{par} rac{\Delta V}{I_{DSmax}} = C_{par} rac{V_{dd}}{K_{n} \cdot (V_{dd} - V_{ln})^2}$$

Encreasing the power-supply voltage in order to increase speed (overclocking)? (bad way)







26/55

Computation time of a logic gate

Computation time of an invertor

Current equation for the parasitic capacitance

$$I_{C_{\it par}} = C_{\it par} dV_{C_{\it par}}/dt$$

The NMOS transistor acts as a current source

$$I_{C_{par}} pprox I_{DSmax} = K_n \cdot (V_{dd} - V_{tn})^2$$

Discharge from V_{dd} to 0

$$t_{comp} = C_{par} rac{\Delta V}{I_{DSmax}} = C_{par} rac{V_{dd}}{K_{n} \cdot (V_{dd} - V_{ln})^2}$$

Encreasing the power-supply voltage in order to increase speed (overclocking)? (bad wav)







Computation time of an invertor

Current equation for the parasitic capacitance

$$I_{C_{\it par}} = C_{\it par} dV_{C_{\it par}}/dt$$

The NMOS transistor acts as a current source

$$I_{C_{par}} pprox I_{DSmax} = K_n \cdot (V_{dd} - V_{tn})^2$$

Discharge from V_{dd} to 0

$$t_{comp} = C_{par} rac{\Delta V}{I_{DSmax}} = C_{par} rac{V_{dd}}{K_{n} \cdot (V_{dd} - V_{tn})^2}$$

Encreasing the power-supply voltage in order to increase speed (overclocking)? (bad way)







26/55

Computation time of a logic gate

Computation time of an invertor

Current equation for the parasitic capacitance

$$I_{C_{par}} = C_{par} dV_{C_{par}}/dt$$

The NMOS transistor acts as a current source

$$I_{C_{par}} pprox I_{DSmax} = K_n \cdot (V_{dd} - V_{tn})^2$$

Discharge from V_{dd} to 0


$$t_{comp} = C_{par} rac{\Delta V}{I_{DSmax}} = C_{par} rac{V_{dd}}{K_{D} \cdot (V_{dd} - V_{In})^2}$$

Encreasing the power-supply voltage in order to increase speed (overclocking)? (bad way)





Dissipated energy versus stored energy



Rising edge

Falling edge



P

Power consumption of CMOS logic

Energy balance

Charging: Energy comes from the power supply

$$E_{V_{dd}} = C_{par} \int_0^{V_{dd}} V_{dd} \, \mathrm{d}\, V_s = C_{par} V_{dd}^2$$

Discharging: Stored energy in the capacitance

$$E_{Cpar} = C_{par} \int_0^{V_{dd}} V_s \, \mathrm{d} \, V_s = C_{par} rac{V_{dd}^2}{2}$$

 $C_{par} \frac{V_{dd}^2}{2}$ dissipation whatever the edge





Energy balance

Charging: Energy comes from the power supply

Discharging: Stored energy in the capacitance

$$E_{Cpar} = C_{par} \int_0^{V_{dd}} V_s \, \mathrm{d} \, V_s = C_{par} rac{{V_{dd}}^2}{2}$$

 $C_{par} \frac{V_{dd}^2}{2}$ dissipation whatever the edge





Energy balance

Charging: Energy comes from the power supply

$$E_{V_{dd}} = C_{par} \int_0^{V_{dd}} V_{dd} \, \mathrm{d}\, V_s = C_{par} V_{dd}^2$$

Discharging: Stored energy in the capacitance

$$E_{Cpar} = C_{par} \int_0^{V_{dd}} V_s \, \mathrm{d} \, V_s = C_{par} rac{{V_{dd}}^2}{2}$$

 $C_{par} \frac{V_{dd}^2}{2}$ dissipation whatever the edge



Power consumption of a full chip

- Let C_{chip} be the overall parasitic capacitance of the chip.
- Let F_{clk} be the operating frequency of the chip clock (synchronous logic)
- Let T_{act} (activity) be the mean transition probability of signals during a single cycle of the clock ($T_{act} \approx 0.3$)

Overall power consumption of the chip

$$P_{circuit} \approx T_{act} F_{clk} C_{chip} V_{dd}^2$$



Power consumption of a full chip

- Let C_{chip} be the overall parasitic capacitance of the chip.
- Let F_{clk} be the operating frequency of the chip clock (synchronous logic)
- Let T_{act} (activity) be the mean transition probability of signals during a single cycle of the clock ($T_{act} \approx 0.3$)

Overall power consumption of the chip

$$P_{circuit} \approx T_{act} F_{clk} C_{chip} V_{dd}^2$$



Power consumption of a full chip

- Let C_{chip} be the overall parasitic capacitance of the chip.
- Let F_{clk} be the operating frequency of the chip clock (synchronous logic)
- Let T_{act} (activity) be the mean transition probability of signals during a single cycle of the clock ($T_{act} \approx 0.3$)

Overall power consumption of the chip

$$P_{circuit} \approx T_{act} F_{clk} C_{chip} V_{dd}^2$$



Power consumption of a full chip

- Let C_{chip} be the overall parasitic capacitance of the chip.
- Let F_{clk} be the operating frequency of the chip clock (synchronous logic)
- Let T_{act} (activity) be the mean transition probability of signals during a single cycle of the clock ($T_{act} \approx 0.3$)

Overall power consumption of the chip

$$P_{circuit} \approx T_{act} F_{clk} C_{chip} V_{dd}^2$$



Outline

Introduction

CMOS technology

bases of CMOS logic

CMOS logic efficiency

Moore's laws



Moore's "law(s)"




Intel 1969 - 106 employees (2015 - 80000 employees) https://commons.wikimedia.org/wiki/File:Intel_Mountain_View_in_1969.jpg





Moore's "law(s)"




- Gordon Moore, cofounder of Intel.
- Gordon Moore "Cramming More Components onto Integrated Circuits," Electronics, pp. 114–117, April 19, 1965.
- 1965 : « The complexity for minimum component costs has increased at a rate of roughly a factor of two per year »

 $http://www.cs.utexas.edu/~fussell/courses/cs352h/papers/moore.pdf \\ http://www.intel.com/content/www/us/en/history/museum-gordon-moore-law.html \\$





Moore's "law(s)"




- Gordon Moore, cofounder of Intel.
- Gordon Moore "Cramming More Components onto Integrated Circuits," Electronics, pp. 114–117, April 19, 1965.
- 1965 : « The complexity for minimum component costs has increased at a rate of roughly a factor of two per year »

 $http://www.cs.utexas.edu/~fussell/courses/cs352h/papers/moore.pdf \\ http://www.intel.com/content/www/us/en/history/museum-gordon-moore-law.html \\$





Moore's "law(s)"



- Gordon Moore, cofounder of Intel.
- Gordon Moore "Cramming More Components onto Integrated Circuits," Electronics, pp. 114–117, April 19, 1965.
- 1965 : « The complexity for minimum component costs has increased at a rate of roughly a factor of two per year »

 $http://www.cs.utexas.edu/~fussell/courses/cs352h/papers/moore.pdf \\ http://www.intel.com/content/www/us/en/history/museum-gordon-moore-law.html \\$





Moore's "law(s)"

- This empirical observation became a prediction.
- This prediction became a roadmap for silicon foundries.
- Moore'law widened to other key parameters :

```
Processing power of ... double every ... years
Power consumption of ... is divided by two every ... years
```

Moore's laws were exponential laws, followed during more than four decades.



A bit of history Moore's "law(s)"

- This empirical observation became a prediction.
- This prediction became a roadmap for silicon foundries.
 - Research and development expenditure adjustment...
 - Investments expenditure adjustment for foundries. . .
 - · ... in order to follow the roadmap.
- Moore'law widened to other key parameters :

```
Processing power of ... double every ... years
Power consumption of ... is divided by two every ... years
```

Moore's laws were exponential laws, followed during more than four decades.



A bit of history Moore's "law(s)"

- This empirical observation became a prediction.
- This prediction became a roadmap for silicon foundries.
 - Research and development expenditure adjustment...
 - Investments expenditure adjustment for foundries. . .
 - · ... in order to follow the roadmap.
- Moore'law widened to other key parameters :

```
Processing power of ... double every ... years
Power consumption of ... is divided by two every ... years
```

Moore's laws were exponential laws, followed during more than four decades.



A bit of history Moore's "law(s)"

- This empirical observation became a prediction.
- This prediction became a roadmap for silicon foundries.
 - Research and development expenditure adjustment...
 - Investments expenditure adjustment for foundries. . .
 - ... in order to follow the roadmap.
- Moore'law widened to other key parameters :

```
Processing power of ... double every ... years
Power consumption of ... is divided by two every ... years
```

Moore's laws were exponential laws, followed during more than four decades.



"Theoritical downsizing"

■ Technology "nodes" :

- A technology node is defined by the minimum gate length of the transistor (90nm, 65nm, 40nm, 28nm, ...)
- For each new node silicon founders try to reduce the transistor area with a factor of 2
- Foundries are investing billions of dollars in order to follow this objective ...

■ A linear reduction factor of $\beta = \sqrt{2}$ is used :

- The width W and the length L of transistors are divided by β .
- The oxide thickness T_{OX} is divided by β
- The power supply voltage V_{dd} is divided by β
- The threshold voltage V_T of the transistor is divided by β



"Theoritical downsizing"

■ Technology "nodes" :

- A technology node is defined by the minimum gate length of the transistor (90nm, 65nm, 40nm, 28nm, ...)
- For each new node silicon founders try to reduce the transistor area with a factor of 2
- Foundries are investing billions of dollars in order to follow this objective . . .
- A linear reduction factor of $\beta = \sqrt{2}$ is used :
 - The width W and the length L of transistors are divided by β .
 - The oxide thickness T_{OX} is divided by β
 - The power supply voltage V_{dd} is divided by β
 - The threshold voltage V_T of the transistor is divided by β



"Theoritical downsizing"

■ Technology "nodes" :

- A technology node is defined by the minimum gate length of the transistor (90nm, 65nm, 40nm, 28nm, ...)
- For each new node silicon founders try to reduce the transistor area with a factor of 2
- Foundries are investing billions of dollars in order to follow this objective . . .
- A linear reduction factor of $\beta = \sqrt{2}$ is used :
 - The width W and the length L of transistors are divided by β .
 - The oxide thickness T_{OX} is divided by β
 - The power supply voltage V_{dd} is divided by β
 - The threshold voltage V_T of the transistor is divided by β



- Technology "nodes" :
 - A technology node is defined by the minimum gate length of the transistor (90nm, 65nm, 40nm, 28nm, ...)
 - For each new node silicon founders try to reduce the transistor area with a factor of 2
 - Foundries are investing billions of dollars in order to follow this objective ...
- A linear reduction factor of $\beta = \sqrt{2}$ is used :
 - The width W and the length L of transistors are divided by β .
 - The oxide thickness T_{OX} is divided by β
 - The power supply voltage V_{dd} is divided by β
 - The threshold voltage V_T of the transistor is divided by β .



"Theoritical downsizing"

■ Technology "nodes" :

- A technology node is defined by the minimum gate length of the transistor (90nm, 65nm, 40nm, 28nm, ...)
- For each new node silicon founders try to reduce the transistor area with a factor of 2
- Foundries are investing billions of dollars in order to follow this objective ...

■ A linear reduction factor of $\beta = \sqrt{2}$ is used :

- The width W and the length L of transistors are divided by β .
- The oxide thickness T_{OX} is divided by β .
- The power supply voltage V_{dd} is divided by β .
- The threshold voltage V_T of the transistor is divided by β .



- Technology "nodes" :
 - A technology node is defined by the minimum gate length of the transistor (90nm, 65nm, 40nm, 28nm, ...)
 - For each new node silicon founders try to reduce the transistor area with a factor of 2
 - Foundries are investing billions of dollars in order to follow this objective ...
- A linear reduction factor of $\beta = \sqrt{2}$ is used :
 - The width W and the length L of transistors are divided by β .
 - The oxide thickness T_{OX} is divided by β .
 - The power supply voltage V_{dd} is divided by β .
 - The threshold voltage V_T of the transistor is divided by β .



- Technology "nodes" :
 - A technology node is defined by the minimum gate length of the transistor (90nm, 65nm, 40nm, 28nm, ...)
 - For each new node silicon founders try to reduce the transistor area with a factor of 2
 - Foundries are investing billions of dollars in order to follow this objective ...
- A linear reduction factor of $\beta = \sqrt{2}$ is used :
 - The width W and the length L of transistors are divided by β .
 - The oxide thickness T_{OX} is divided by β .
 - The power supply voltage V_{dd} is divided by β .
 - The threshold voltage V_T of the transistor is divided by β .



- Technology "nodes" :
 - A technology node is defined by the minimum gate length of the transistor (90nm, 65nm, 40nm, 28nm, ...)
 - For each new node silicon founders try to reduce the transistor area with a factor of 2
 - Foundries are investing billions of dollars in order to follow this objective ...
- A linear reduction factor of $\beta = \sqrt{2}$ is used :
 - The width W and the length L of transistors are divided by β .
 - The oxide thickness T_{OX} is divided by β .
 - The power supply voltage V_{dd} is divided by β .
 - The threshold voltage V_T of the transistor is divided by β .



- Technology "nodes" :
 - A technology node is defined by the minimum gate length of the transistor (90nm, 65nm, 40nm, 28nm, ...)
 - For each new node silicon founders try to reduce the transistor area with a factor of 2
 - Foundries are investing billions of dollars in order to follow this objective ...
- A linear reduction factor of $\beta = \sqrt{2}$ is used :
 - The width W and the length L of transistors are divided by β .
 - The oxide thickness T_{OX} is divided by β .
 - The power supply voltage V_{dd} is divided by β .
 - The threshold voltage V_T of the transistor is divided by β .





Performance evolutions

Parasitic capacitances as a function of β

$$C_{par}(\beta) = (W/\beta)(L/\beta)(\beta C'_{ox}) = \frac{C_{par}}{\beta}$$

Energy consumption of a gate as a function of β

$$E_{gate}(eta) = rac{C_{par}}{eta} (rac{V_{dd}}{eta})^2 = rac{E_{gate}}{eta^3}$$

Computation time of a gate as a function of β

$$t_{comp}(\beta) = \frac{t_{comp}}{\beta}$$





Performance evolutions

Parasitic capacitances as a function of β

$$C_{par}(eta) = (W/eta)(L/eta)(eta C'_{ox}) = rac{C_{par}}{eta}$$

Energy consumption of a gate as a function of β

$$E_{gate}(eta) = rac{C_{par}}{eta}(rac{V_{dd}}{eta})^2 = rac{E_{gate}}{eta^3}$$

Computation time of a gate as a function of β

$$t_{comp}(\beta) = \frac{t_{comp}}{\beta}$$





Performance evolutions

Parasitic capacitances as a function of β

$$C_{par}(eta) = (W/eta)(L/eta)(eta C'_{ox}) = rac{C_{par}}{eta}$$

Energy consumption of a gate as a function of β

$$E_{gate}(eta) = rac{C_{par}}{eta} (rac{V_{dd}}{eta})^2 = rac{E_{gate}}{eta^3}$$

Computation time of a gate as a function of β

$$t_{comp}(eta) = rac{t_{comp}}{eta}$$



Reducing costs and power consumption

- Keeping the clock frequency constant.
 - $F_{clk}(\beta) = F_{clk}$
- The area reduction implies a price reduction
 - $Area(\beta) = \frac{Area}{\beta^2}$
- Power consumption is lower.
 - $P_{chip}(eta) = T_{act}F_{clk}rac{E_{chip}}{eta^3} = rac{P_{chip}}{eta^3}$
- This strategy is particularly interesting for mobile systems :
 - Transition from high-end devices to low-end devices (smartphones),
 - New usages for ultra-low power devices (Internet Of Thinks).



Reducing costs and power consumption

- Keeping the clock frequency constant.
 - $F_{clk}(\beta) = F_{clk}$
- The area reduction implies a price reduction
 - Area(β) = $\frac{Area}{\beta^2}$
- Power consumption is lower.

•
$$P_{chip}(eta) = T_{act}F_{clk}rac{E_{chip}}{eta^3} = rac{P_{chip}}{eta^3}$$

- This strategy is particularly interesting for mobile systems :
 - Transition from high-end devices to low-end devices (smartphones),
 - New usages for ultra-low power devices (Internet Of Thinks).



Reducing costs and power consumption

- Keeping the clock frequency constant.
 - $F_{clk}(\beta) = F_{clk}$
- The area reduction implies a price reduction
 - Area(β) = $\frac{Area}{\beta^2}$
- Power consumption is lower.
 - $P_{ extit{chip}}(eta) = T_{ extit{act}} F_{ extit{clk}} rac{E_{ extit{chip}}}{eta^3} = rac{P_{ extit{chip}}}{eta^3}$
- This strategy is particularly interesting for mobile systems :
 - Transition from high-end devices to low-end devices (smartphones),
 - New usages for ultra-low power devices (Internet Of Thinks).



Reducing costs and power consumption

- Keeping the clock frequency constant.
 - $F_{clk}(\beta) = F_{clk}$
- The area reduction implies a price reduction
 - Area(β) = $\frac{Area}{\beta^2}$
- Power consumption is lower.
 - $P_{chip}(\beta) = T_{act} F_{clk} \frac{E_{chip}}{\beta^3} = \frac{P_{chip}}{\beta^3}$

ICS904-CD2IC-L1

- This strategy is particularly interesting for mobile systems:
 - Transition from high-end devices to low-end devices (smartphones).
 - New usages for ultra-low power devices (Internet Of Thinks).



Enhancing computational power

- Using maximum achievable frequency
 - $F_{clk}(\beta) = \beta F_{clk}$
- Using maximum achievable complexity (more transistors with the same area)
 - $Area(\beta) = Area$
- Power consumption doesn't change
 - $P_{chip}(\beta) = P_{chip}$
- This strategy is usefull for server CPUs.
 - Computational power is enhanced using higher frequencies.
 - · Computational power is enhanced using parallelism.



Enhancing computational power

- Using maximum achievable frequency
 - $F_{clk}(\beta) = \beta F_{clk}$
- Using maximum achievable complexity (more transistors with the same area)

Yves MATHIEU

- $Area(\beta) = Area$
- Power consumption doesn't change
 - $P_{chip}(\beta) = P_{chip}$
- This strategy is usefull for server CPUs.
 - Computational power is enhanced using higher frequencies.
 - · Computational power is enhanced using parallelism.



Enhancing computational power

- Using maximum achievable frequency
 - $F_{clk}(\beta) = \beta F_{clk}$
- Using maximum achievable complexity (more transistors with the same area)
 - $Area(\beta) = Area$
- Power consumption doesn't change
 - $P_{chip}(\beta) = P_{chip}$
- This strategy is usefull for server CPUs.
 - · Computational power is enhanced using higher frequencies.
 - · Computational power is enhanced using parallelism.



Enhancing computational power


- Using maximum achievable frequency
 - $F_{clk}(\beta) = \beta F_{clk}$
- Using maximum achievable complexity (more transistors with the same area)
 - Area(β) = Area
- Power consumption doesn't change
 - $P_{chip}(\beta) = P_{chip}$
- This strategy is usefull for server CPUs.
 - Computational power is enhanced using higher frequencies.
 - Computational power is enhanced using parallelism.






PPC970fx (90nm)






Power6 (65nm)





Power7 (45nm)





Power7+ (32nm)



Using the same scale



2004 90nm PPC970fx



2009 65nm Power6



2011 45nm Power7



2013 32 nm Power7+



Photo Credits

The images are from the analysis of the evolution of IBM technologies made by Chipworks Inc.

The analysis as well as the original images were available in 2014 here: http://www.chipworks.com/en/technical-competitive-analysis/resources/blog/ibm-continues-major-source-chip-innovation/



What are today problems?

- For CPU, frequencies have reached their maximal values (from 3 to 4 GHz) at the beginning of the century. This is due to the maximum heat dissipation of the chips.
- When lowering the power-supply voltage we can no longer reach the "ideal switch" approximation: chips have larger and larger static dissipation added to the computation dissipation.
- Technologists must use more and more complex (costly) manufacturing processes to continue to follow the "Moore's Law"...
- At the end of the previous century, some predicted the end for "Moore's law" for scientific reasons (MOS transistor physics), it seems, since 2014, that the main difficulty is economical.



What are today problems?

- For CPU, frequencies have reached their maximal values (from 3 to 4 GHz) at the beginning of the century. This is due to the maximum heat dissipation of the chips.
- When lowering the power-supply voltage we can no longer reach the "ideal switch" approximation: chips have larger and larger static dissipation added to the computation dissipation.
- Technologists must use more and more complex (costly) manufacturing processes to continue to follow the "Moore's Law"...
- At the end of the previous century, some predicted the end for "Moore's law" for scientific reasons (MOS transistor physics), it seems, since 2014, that the main difficulty is economical.

Yves MATHIEU



44/55

What are today problems?

- For CPU, frequencies have reached their maximal values (from 3 to 4 GHz) at the beginning of the century. This is due to the maximum heat dissipation of the chips.
- When lowering the power-supply voltage we can no longer reach the "ideal switch" approximation: chips have larger and larger static dissipation added to the computation dissipation.
- Technologists must use more and more complex (costly) manufacturing processes to continue to follow the "Moore's Law"...
- At the end of the previous century, some predicted the end for "Moore's law" for scientific reasons (MOS transistor physics), it seems, since 2014, that the main difficulty is economical.




What are today problems?

- For CPU, frequencies have reached their maximal values (from 3 to 4 GHz) at the beginning of the century. This is due to the maximum heat dissipation of the chips.
- When lowering the power-supply voltage we can no longer reach the "ideal switch" approximation: chips have larger and larger static dissipation added to the computation dissipation.
- Technologists must use more and more complex (costly) manufacturing processes to continue to follow the "Moore's Law"...
- At the end of the previous century, some predicted the end for "Moore's law" for scientific reasons (MOS transistor physics), it seems, since 2014, that the main difficulty is economical.



(forecast 2013) The end of Moore's law?








(forecast 2016) Controversy continues

Gate Cost Trend








46/55

(2016) TSMC technologies

TSMC Cell Cost Trend








(2017) Intel Investor Meeting





48/55


(2017) Gate length is no longer a good metric





Concept of "Standard node"

■ Cell_area ∝ CPP * MMP * Tracks




Contacted Poly Pitch





"Standard Node Versus area formula"

- source :https ://www.semiwiki.com
- 54 processes from 12 companies







"Standard Node By Company"

- source :https ://www.semiwiki.com
- Annoucements: Intel(14nm, 10nm) Tsmc(16nm, 10nm, 7nm)


Standard Node Trend (CPP x MMP x Track based)







Performance evolution



Hennessy and Patterson, Turing Lecture 2018, overlaid over "42 Years of Processors Data"

https://www.karlrupp.net/2018/02/42-years-of-microprocessor-trend-data/

Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Bupp

Gordon Moore Fishing



source https://commons.wikimedia.org/wiki/File:Gordon_moore_fishing.jpg

