Lecture 13 - Digital Circuits (II)

MOS INVERTER CIRCUITS

March 20, 2003

Contents:

- 1. NMOS inverter with resistor pull-up (cont.)
- 2. NMOS inverter with current-source pull-up
- 3. Complementary MOS (CMOS) Inverter


Reading assignment:

Howe and Sodini, Ch. 5, §5.3

Key questions

- What are the key design trade-offs of the NMOS inverter with resistor pull-up?
- How can one improve upon these trade-offs?
- What is special about a CMOS inverter?

1. NMOS inverter with resistor pull-up (cont.)




 \square Noise margins:


$$NM_L = V_{IL} - V_{OL} = V_M - \frac{V_{MAX} - V_M}{|A_v(V_M)|} - V_{MIN}$$

$$NM_{H} = V_{OH} - V_{IH} = V_{MAX} - V_{M}(1 + \frac{1}{|A_{v}(V_{M})|}) - \frac{V_{MIN}}{|A_{v}(V_{M})|}$$

Need to compute $|A_v(V_M)|$.

Small-signal equivalent circuit model at V_M (transistor in saturation):





$$v_{out} = -g_m v_{in}(r_o//R)$$

Then:

$$A_v = \frac{v_{out}}{v_{in}} = -g_m(r_o//R) \simeq -g_m R$$


Then:

$$|A_v(V_M)| = g_m(V_M)R$$

From here, get NM_L and NM_H using above formulae.

□ Dynamics

- C_L pull-down limited by current through transistor [will study in detail with CMOS]
- C_L pull-up limited by resistor $(t_{PLH} \sim RC_L)$
- pull-up slowest



□ Inverter design issues:

noise margins $\uparrow \Rightarrow |A_v| \uparrow \Rightarrow$

- $R \uparrow \Rightarrow RC_L \uparrow \Rightarrow$ slow switching
- $g_m \uparrow \Rightarrow W \uparrow \Rightarrow \text{big transistor}$ (slow switching at input)

Trade-off between speed and noise margin.


During pull-up, need:

- high current for fast switching,
- but also high resistance for high noise margin.


 \Rightarrow use *current source* as pull-up.

2. NMOS inverter with current-source pull-up

I-V characteristics of current source:





Equivalent circuit models:




- high current throughout voltage range: $i_{SUP} \simeq I_{SUP}$
- high small-signal resistance, r_{oc} .

NMOS inverter with current-source pull-up:





Small-signal equivalent circuit model at V_M :




$$A_v = -g_{mn}(r_{on}//r_{op})$$

NMOS inverter with current-source pull-up allows fast switching with high noise margins.

But... when $V_{IN} = V_{DD}$, there is a direct current path between supply and ground


 \Rightarrow power consumption even if inverter is idling.



Would like to have current source that is *itself* switchable, *i.e.*, it shuts off when input is high \Rightarrow CMOS!

3. Complementary MOS (CMOS) Inverter

Circuit schematic:



Basic operation:

$$\bullet V_{IN} = 0 \Rightarrow V_{OUT} = V_{DD}$$

$$V_{GSn} = 0 < V_{Tn} \Rightarrow \text{NMOS OFF}$$

$$V_{SGp} = V_{DD} > -V_{Tp} \Rightarrow \text{PMOS ON}$$

$$\bullet V_{IN} = V_{DD} \Rightarrow V_{OUT} = 0$$

$$V_{GSn} = V_{DD} > V_{Tn} \Rightarrow \text{NMOS ON}$$

$$V_{SGp} = 0 < -V_{Tp} \Rightarrow \text{PMOS OFF}$$

No power consumption while idling in any logic state.

Key conclusions

- In NMOS inverter with resistor pull-up: trade-off between noise margin and speed.
- Trade-off resolved using current-source pull-up: use PMOS as current source.
- In NMOS inverter with current-source pull-up: if $V_{IN} = HI$, power consumption even if inverter is idling.
- Complementary MOS: NMOS and PMOS switch alternatively \Rightarrow no power consumption while idling.