#### GTU Department of Computer Engineering CSE 331/503 - Fall 2020 Homework 4 Report

# **Akif KARTAL 171044098**

#### **Problem Definition**


The problem is to implement a different version of 32-bit MIPS processor.

#### **Solution Steps**

- 1) Design new Datapath
- 2) Desing new Control unit
- 3) Desing important component of Datapath like register block, ALU block etc.
- 4) Combine all components.

I will be putting everything step by step in this report.

## 1) Draw Datapath



# 2)Design Control Unit

# **Main Control Unit Truth Table**

lnstr.	Reg Des	ALUSrc	Memto Reg	Reg Wr	Mem Rd	Mem Wr	Branch	ALUop1	ALUop0	jump	jal	jr	bne	enable	ori	lui
New R-type	1	0	0	1	0	0	0	1	0	0	0	0	0	1	0	0
lw	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
SW	X	1	X	0	0	1	0	0	0	0	0	0	0	0	0	0
beq	X	0	Х	0	0	0	1	0	1	0	0	0	0	0	0	0
bne	X	0	Х	0	0	0	0	0	1	0	0	0	1	0	0	0
jump	X	Х	Х	0	0	0	0	Х	Х	1	0	0	0	0	0	0
jal	X	Х	Х	1	0	0	0	Х	Х	0	1	0	0	0	0	0
jr	X	Х	Х	0	0	0	0	Х	Х	0	0	1	0	0	0	0
ori	0	Х	0	1	0	0	0	1	1	0	0	0	0	0	1	0
lui	0	X	Х	1	0	0	0	Х	Х	0	0	0	0	0	0	1

<sup>\*</sup>enable is second signal for register block.

## **Opcodes**

Instr.	Opcode
New R-type (5)	000000
lw	100011
SW	101011
beq	000100
bne	000101
jump	000010
jal	000011
jr	001000
ori	001101
lui	001111

#### Main Control Unit Test Results

```
VSIM 5> step -current

# time= 0,opcode= 0,reg_dest=1,alu_src=0,mem_to_reg=0,reg_wrt=1,mem_read=0,mem_wrt=0,branch=0,alu_op=10,jump=0,jal=0,jr=0,bne=0,enable=1,ori=0,lui=0 rtype-n

# time=20,opcode=35,reg_dest=0,alu_src=1,mem_to_reg=1,reg_wrt=1,mem_read=1,mem_wrt=0,branch=0,alu_op=00,jump=0,jal=0,jr=0,bne=0,enable=0,ori=0,lui=0 lw

# time=40,opcode=43,reg_dest=0,alu_src=1,mem_to_reg=0,reg_wrt=0,mem_read=0,mem_wrt=1,branch=0,alu_op=00,jump=0,jal=0,jr=0,bne=0,enable=0,ori=0,lui=0 log

# time=80,opcode= 4,reg_dest=0,alu_src=0,mem_to_reg=0,reg_wrt=0,mem_read=0,mem_wrt=0,branch=1,alu_op=01,jump=0,jal=0,jr=0,bne=0,enable=0,ori=0,lui=0 log

# time=80,opcode= 5,reg_dest=0,alu_src=0,mem_to_reg=0,reg_wrt=0,mem_read=0,mem_wrt=0,branch=0,alu_op=00,jump=0,jal=0,jr=0,bne=0,enable=0,ori=0,lui=0 log

# time=100,opcode= 2,reg_dest=0,alu_src=0,mem_to_reg=0,reg_wrt=0,mem_read=0,mem_wrt=0,branch=0,alu_op=00,jump=1,jal=0,jr=0,bne=0,enable=0,ori=0,lui=0 log

# time=120,opcode= 8,reg_dest=0,alu_src=0,mem_to_reg=0,reg_wrt=0,mem_read=0,mem_wrt=0,branch=0,alu_op=00,jump=0,jal=0,jr=1,bne=0,enable=0,ori=0,lui=0 log

# time=140,opcode= 8,reg_dest=0,alu_src=0,mem_to_reg=0,reg_wrt=0,mem_read=0,mem_wrt=0,branch=0,alu_op=00,jump=0,jal=0,jr=1,bne=0,enable=0,ori=0,lui=0 log

# time=140,opcode=13,reg_dest=0,alu_src=0,mem_to_reg=0,reg_wrt=1,mem_read=0,mem_wrt=0,branch=0,alu_op=00,jump=0,jal=0,jr=1,bne=0,enable=0,ori=0,lui=0 log

# time=140,opcode=13,reg_dest=0,alu_src=0,mem_to_reg=0,reg_wrt=1,mem_read=0,mem_wrt=0,branch=0,alu_op=00,jump=0,jal=0,jr=1,bne=0,enable=0,ori=0,lui=0 log

# time=140,opcode=13,reg_dest=0,alu_src=0,mem_to_reg=0,reg_wrt=1,mem_read=0,mem_wrt=0,branch=0,alu_op=00,jump=0,jal=0,jr=0,bne=0,enable=0,ori=0,lui=0 log

# time=140,opcode=140,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,enable=1,e
```

Opcodes are in decimal format in test results.

**ALU Control Truth Table** 

Instruction opcode	ALUop	Instruction operation	Function field	Desired ALU action	ALU control
LW	00	load word	XXXXXX	add	010
SW	00	store word	XXXXXX	add	010
beq	01	branch equal	XXXXXX	subtract	11 0
bne	01	branch not equal	XXXXXX	subtract	11 0
j	Х	jump	XXXXXX	Х	XXX
jal	Χ	jump and link	XXXXXX	X	XXX
jr	Χ	jump register	XXXXXX	X	XXX
ori	11	or immediate	XXXXXX	or	001
lui	Х	load upper imm.	XXXXXX	Х	XXX
R-type-n	10	addn	100000	add	010
R-type-n	10	subtractn	100010	subtract	110
R-type-n	10	andn	100100	and	000
R-type-n	10	orn	100101	or	001
R-type-n	10	xorn	101010	xor	111

**Note:** Since xor instr. don't have function code, I used slt instr. function code(0x2A).

#### Boolean expressions from table;

```
➤ ALUctr<2> = (ALUop0 + (ALUop1 & func<1>)) & ! (ALUop0 & ALUop1)

➤ ALUctr<1> = (!ALUop1 + !func<2>) & ! (ALUop0 & ALUop1)


➤ ALUctr<0> = (ALUop1 & (func<3> + func<0>)) + (ALUop0 & ALUop1)
```

#### **ALU Control Test Results**

```
# time= 0,alu_op=00,function=000000,alu_ctr=010 lw-sw
# time=20,alu_op=01,function=0000000,alu_ctr=110 beq-bne
# time=40,alu_op=11,function=0000000,alu_ctr=001 ori
# time=60,alu_op=10,function=1000000,alu_ctr=010 addn
# time=80,alu_op=10,function=100010,alu_ctr=110 subn
# time=100,alu_op=10,function=100100,alu_ctr=000 andn
# time=120,alu_op=10,function=100101,alu_ctr=001 orn
# time=140,alu_op=10,function=101010,alu_ctr=111 xorn
```

#### **MUX Design**

✓ Mux design is taken from last year CSE 232 lecture slides(Book: Digital Design, Frank Vahid ).




#### 32-bit Mux Test Results


```
# time= 0,a= 0,b=63,s0=1,result=63
# time=20,a= 0,b=63,s0=0,result= 0
# time=40,a=16914,b=63,s0=0,result=16914
```

a, b and result numbers were printed in decimal format to gain space. In test they are in binary format.

# 1 Bit Updated ALU




ALUOp	F	unction
000	1	AND
001	1	OR
010	1	ADD
110	1	SUBTRACT
111	1	XOR



#### 1 bit ALU Test Results

```
# time= 0, a=0, b=0, alu_ctr=000, cin=0, r=0, cout=0 and
# time=20, a=1, b=0, alu_ctr=001, cin=0, r=1, cout=0 or
# time=40, a=1, b=1, alu_ctr=010, cin=1, r=1, cout=1 add
# time=60, a=1, b=1, alu_ctr=110, cin=1, r=0, cout=1 sub
# time=80, a=0, b=1, alu_ctr=111, cin=0, r=1, cout=0 xor
```

#### 32 bit Updated ALU(4 bit version)



#### **32 bit Updated ALU Test Results**

```
time= 0,a=10,b=30,alu ctr=000,r=10,cout=0,z=0
                                                       and
time=20, a= 0, b=20, alu ctr=000, r= 0, cout=0, z=1
                                                       and
time=40, a=10, b=30, alu ctr=001, r=30, cout=0, z=0
                                                       or
time=60, a= 0, b=20, alu ctr=001, r=20, cout=0, z=0
                                                       or
time=80, a=10, b=30, alu ctr=010, r=40, cout=0, z=0
                                                       add
time=100, a= 0, b=20, alu ctr=010, r=20, cout=0, z=0
                                                       add
time=120, a=10, b=30, alu ctr=110, r=-20, cout=0, z=0
                                                       sub
time=140, a= 0, b=20, alu ctr=110, r=-20, cout=0, z=0
                                                       sub
time=160, a=100, b=99, alu ctr=110, r= 1, cout=1, z=0
                                                       sub
time=180, a=10, b=30, alu ctr=111, r=20, cout=0, z=0
                                                       xor
time=200, a= 0, b=20, alu ctr=111, r=20, cout=0, z=0
                                                       xor
time=220, a=20, b=20, alu ctr=111, r= 0, cout=1, z=1
                                                       xor
```

I didn't consider V and set outputs of ALU, since we don't need them in these 14 instructions.

#### **Comparator Design**

In zero comparator design first, I checked sign bit of number if it is 1 then number is less than 0, otherwise I checked zero equality of number by using xnor gate.

Zero Comparator results (number is in decimal format)

```
# time= 0,number= 0,equal=1,bigger=0,less=0
# time=20,number=270851,equal=0,bigger=1,less=0
# time=40,number=-266845678,equal=0,bigger=0,less=1
```

Sign extender Design Test Results(numbers are in decimal format)


```
# time= 0,number= 0,result= 0 zero
# time=20,number=1157,result=1157 positive
# time=40,number=-3559,result=-3559 negative
```

• I designed sign extender as 16 to 32 bits. Because my ALU block 32 bit and I need to make add operation by using ALU therefore my extender result should be 32 bits. Since, our data memory requires 18 bits instead of 32 bits I will only use first 18 bit of ALU result(we don't need rest of it). **Note that our CPU is 32 bits** therefore, extender must be 16 to 32.

Zero extender Design Test Results(numbers are in binary format)


Shift Left Logical 16 bit Design Test Results(will be used in lui instr.)

Register Block (Writes two different register addresses in one cycle)



### **Register Block Test Results**

register\_data\_in file before testing.



Only first 7 of them was used for read operation.

File operations were made in testbench. Not in register block as denoted in homework.

## **Test Results of register Block**

```
# time= 0, read regl= 0, read reg2= 1, write reg1=10, write reg2=11, write data1=4294967295, write data2= 0, enable=0, reg write=1,
                                                                                                                                     read data1=13,
                                                                                                                                                     read data2=17 , clk= 1
                                                                    write datal=4294967295, write data2= 0, enable=0, reg write=1, read datal=13,
# time=20, read regl= 0, read reg2= 1, write regl=10, write reg2=11,
                                                                                                                                                     read data2=17 , clk= 0
# time=40, read regl= 2, read reg2= 3, write regl=11, write reg2=12,
                                                                    write data1=29368965, write data2=4027057152, enable=1, reg write=1, read data1=58, read data2=1105, clk= 1
# time=60, read regl= 2, read reg2= 3, write regl=11, write reg2=12,
                                                                                           write data2=4027057152, enable=1, reg write=1,
                                                                                                                                          read data1=58, read data2=1105 , clk= 0
                                                                    write datal=29368965,
# time=80, read regl= 4, read reg2= 5,
                                      write regl=13, write reg2=14,
                                                                    write datal=100,
                                                                                                                                   read data1=4294966191,
                                                                                                                                                           read data2=4294967291 , clk= 1
                                                                                      write data2=3354644, enable=1, reg write=0,
# time=100, read_regl= 4, read_reg2= 5, write_reg1=13, write_reg2=14, write_data1=100,
                                                                                                                                    read data1=4294966191,
                                                                                                                                                            read data2=4294967291 , clk= 0
                                                                                       write data2=3354644, enable=1, reg write=0,
# time=120, read_regl= 6, read_reg2= 7, write_reg1=15, write_reg2=16, write_data1=100,
                                                                                       write data2=20, enable=0, reg write=0,
                                                                                                                                read datal=658989,
                                                                                                                                                   read data2= 0 , clk= 1
# time=140, read regl= 6, read reg2= 7, write regl=15, write reg2=16, write data1=100,
                                                                                       write data2=20, enable=0, reg write=0,
                                                                                                                                read datal=658989,
                                                                                                                                                   read data2= 0 , clk= 0
                                                                                       write data2=20, enable=0, reg write=0,
                                                                                                                                                   read data2= 0 , clk= 1
# time=160, read regl= 6, read reg2= 7, write reg1=15, write reg2=16, write data1=100,
                                                                                                                                read datal=658989,
```

Test values are in decimal format to gain space.

register data out file after testing.

As you can see 13th register didn't change and 10, 11, 12, 14th registers were written from outside.

#### **Before Testing**

000000000000000000000000000000000000000		
000000000000000000000000000000000000000	1	000000000000000000000000000001101
0000000000000000000000000111010	2	000000000000000000000000000000000000000
0000000000000000000010001010001	7	000000000000000000000000000000000000000
11111111111111111111101110101111	3	00000000000000000000000000111010
111111111111111111111111111111111111111	4	000000000000000000000000000000000000000
00000000000010100000111000101101	4	000000000000000000000000000000000000000
00000000000000000000000000000	5	111111111111111111111111111111111111111
000000000000000000000000000000000000000	_	
00000000000000000000000000000	6	11111111111111111111111111111111
111111111111111111111111111111111111111	7	00000000000010100000111000101101
00000001110000000010001010000101 11	(3)	
111100000000100000000100000000000000000	8	000000000000000000000000000000000000000
000000000000000000000000000000000000000	9	0000000000000000000000000000000000
00000000001100110011000000010100 14	200	
000000000000000000000000000000	10	000000000000000000000000000000000000000
00000000000000000000000000000		•

#### **Data Memory Block Data Memory file before test** Memory Block Test Results(read data results) MemWr read data=0000000000000000000000100111 000000000000000000000010011000111 WrEn Adr Data In, Data 32 read data=0000000000000000000000010011000111 Read Memory Data read data=00000000000000000000001001100011 read data=000000000000000000000010011000111 MemRd write data=11111111111111 adress= 1. mem read=1, mem write=0, clk=1, time=20, write data=111111111111111111 adress= 1, mem read=1, mem write=0 clk=0, mem\_write=1, adress= 0, mem read=0, clk=1, adress= 0, mem read=0, mem write=1, clk=0, mem\_read=0, time=80, write data=00000111111111111111 clk=1, adress= 0, mem write=0, clk=0, time=100, write data=000001111111111111111 adress= 0. mem write=0, mem read=0,

<sup>\*1</sup>st row read from data memory file in test.

Data memory out file after testing(saved with different name)( 0th address data was changed after test)

## **Instruction Memory Block**

# Address Instruction Word Memory Address Instruction Word

#### **Instruction Memory File**

1	000000000000000000000000000000000000000
2	00000001010010110100100000100000
3	000000000000000000000000000000000000000
4	000000000000000000000000000000000000000
5	000000000000000000000000000000000000000
6	10001101000010000000000000001100
7	000000000000000000000000000000000000000
8	000000000000000000000000000000000000000
9	000000000000000000000000000000000000000
10	10101101000010000000000000001100
11	000000000000000000000000000000000000000
12	000000000000000000000000000000000000000

#### **Instruction Memory Block Test Results**

```
time= 0, read adress= 1,
                          clk=1,
                                  instruction=00000001010010110100100000100000
time=20, read adress= 1,
                          clk=0,
                                  instruction=00000001010010110100100000100000
time=40, read adress= 5,
                          clk=1,
                                  instruction=10001101000010000000000000001100
time=60, read adress= 5,
                          clk=0,
                                  instruction=10001101000010000000000000001100
                                  instruction=10101101000010000000000000001100
time=80, read adress= 9,
                          clk=1,
time=100, read adress= 9,
                           clk=0,
                                   instruction=10101101000010000000000000001100
```

#### **Instruction Splitter (Parser)**

Splitter Test Results (We don't need to shamt field in datapath.)( Instructions codes are garbage in this test.)

```
time= 0, instruction=011000101001100010000100001001010,
                                                    opcode=011000,
                                                                   rs=10100,
                                                                             rt=11000,
                                                                                       rd=10000, 1
# time=20, instruction=10100001000001000010001000000011,
                                                    opcode=101000,
                                                                                       rd=00100, 2
                                                                   rs=01000,
                                                                             rt=00100,
 time=40, instruction=11110000000110000100001000010010,
                                                    opcode=111100,
                                                                   rs=000000,
                                                                             rt=11000,
function=010010,
                                                       adress=10100110001000010000010010, 1
                     immediate=1000010000010010,
function=000011,
                     immediate=0010001000000011,
                                                       adress=010000010000100010000000011, 2
                     immediate=0100001000010010,
                                                       adress=00000110000100001000010010, 3
function=010010,
```

#### **32 Bit Full Adder Test Results**

```
# time= 0, a=37, b=63, carry_in=0, carry_out=0, result=100
# time=20, a=152, b=63, carry_in=0, carry_out=0, result=215
# time=40, a=-10, b=-23, carry_in=0, carry_out=1, result=-33
# time=60, a=-3565, b=63, carry_in=0, carry_out=0, result=-3502
```

**Note:** I take 1 bit full adder design **directly from PS\_1 files on moodle** because of **time constraint**. Instead of I could use my ALU block to make addition but I didn't want to do that. I used this adder in program counter block.

#### **Program Counter Block**

Program counter block produces new program counter value according to given instruction.

#### **Program Counter Block Test Results**

```
# time= 0,jump=0,jal=0,jr=0,beq=0,bne=0,zero=0,adress= 5,rs=10,ext_immed= 8,pc= 0,pc_artil= 1,new_pc= 1
# time=20,jump=1,jal=0,jr=0,beq=0,bne=0,zero=0,adress= 5,rs=10,ext_immed= 8,pc= 0,pc_artil= 1,new_pc= 5
# time=40,jump=0,jal=1,jr=0,beq=0,bne=0,zero=0,adress= 5,rs=10,ext_immed= 8,pc= 0,pc_artil= 1,new_pc= 5
# time=60,jump=0,jal=0,jr=1,beq=0,bne=0,zero=0,adress= 5,rs=10,ext_immed= 8,pc= 0,pc_artil= 1,new_pc=10
# time=80,jump=0,jal=0,jr=0,beq=1,bne=0,zero=1,adress= 5,rs=10,ext_immed= 8,pc= 3,pc_artil= 4,new_pc=12
# time=100,jump=0,jal=0,jr=0,beq=0,bne=1,zero=0,adress= 5,rs=10,ext_immed= 8,pc= 2,pc_artil= 3,new_pc=11
```

Our helper modules are done step by step.

Let's combine them in mips32.

First, I will show 14 instructions separately then I will test them in same program.

Let's start with R-type-n instructions because we need to these instructions in jump, beg etc. to pass and see they really didn't work.

For reading I am using between 4-8th registers, results will be between 10-19th registers(rd).

#### <u>addn</u>

Instruction Memory File (I didn't put screenshot since there will be ambiguity, you can check files after tests)

Machine Code	Instruction	Adress
0000000100001010101000000100000	addn \$t2,\$a0,\$a1	0
0000000101001100101100000100000	addn \$t3,\$a1,\$a2	1

#### Register\_data\_in File

Register\_data\_out file(data was taken directly from file)

Adress	Data	Value	Adress	Data	Value
4 (a0)	0000000000000000000000000000001101	13	4 (a0)	00000000000000000000000000011110	30
5 (a1)	000000000000000000000000000000000000000	17	5 (a1)	000000000000000000000000000000000000000	42
6 (a2)	0000000000000000000000000011001	25	6 (a2)	00000000000000000000000000011001	25
7 (a3)	111111111111111111111111111111111111111	-5	7 (a3)	1111111111111111111111111111111111111	-5
8 (t0)	000000000000000000010111011100	1500	8 (t0)	0000000000000000000010111011100	1500
9 (t1)	000000000000000000000000000000000000000	0	9 (t1)	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	10 (t2)	000000000000000000000000000000000011	3
	•		11(t3)	000000000000000000000000000000000011	3
	•	•			

## <u>subn</u>

#### **Instruction Memory File**

Machine Code	Instruction	Adress
000000011101000011000000100010	subn \$t4,\$a3,\$t0	0
0000000101001100110100000100010	subnn \$t5,\$a1,\$a2	1

#### Register\_data\_in File

Adress	Data	Value	Adress	Data	Value
4 (a0)	0000000000000000000000000001101	13	4 (a0)	00000000000000000000000000000000001101	13
5 (a1)	000000000000000000000000000000000000000	17	5 (a1)	111111111111111111111111111111000	-8
6 (a2)	0000000000000000000000000011001	25	6 (a2)	0000000000000000000000000011001	25
7 (a3)	111111111111111111111111111111111111111	-5	7 (a3)	111111111111111111111111111111111111111	-1505
8 (t0)	000000000000000000010111011100	1500	8 (t0)	000000000000000000010111011100	1500
9 (t1)	000000000000000000000000000000000000000	0	9 (t1)	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	12 (t4)	000000000000000000000000000000000000000	2
•	•	•	13(t5)	000000000000000000000000000000000000000	2
	•				
•	•	•			

# <u>andn</u>

#### **Instruction Memory File**

Machine Code	Instruction	Adress
0000000101001100111000000100100	andn \$t6, \$a1, \$a2	0
000000100001000111100000100100	andn \$t7, \$t0, \$a0	1

#### Register\_data\_in File

Adress	Data	Value	Adress	Data	Value
4 (a0)	000000000000000000000000000000000000000	13	4 (a0)	000000000000000000000000000000001101	13
5 (a1)	000000000000000000000000000000000000000	17	5 (a1)	000000000000000000000000000000000000000	17
6 (a2)	000000000000000000000000000011001	25	6 (a2)	0000000000000000000000000011001	25
7 (a3)	111111111111111111111111111111111111111	-5	7 (a3)	111111111111111111111111111111111111111	-5
8 (t0)	0000000000000000000010111011100	1500	8 (t0)	000000000000000000000000000000000000000	12
9 (t1)	000000000000000000000000000000000000000	0	9 (t1)	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	14(t6)	000000000000000000000000000000000011	3
			15(t7)	000000000000000000000000000000000011	3
	•	•			

#### <u>orn</u>

## **Instruction Memory File**

Machine Code	Instruction	Adress
000000011000111100000000100101	orn \$s0, \$a2,\$a3	0
0000001000001011000100000100101	orn \$s1, \$t0,\$a1	1

#### Register\_data\_in File

Adress	Data	Value	Adress	Data	Value
4 (a0)	000000000000000000000000000000000000000	13	4 (a0)	0000000000000000000000000000000001101	30
5 (a1)	000000000000000000000000000000000000000	17	5 (a1)	000000000000000000000000000000000000000	42
6 (a2)	00000000000000000000000000011001	25	6 (a2)	111111111111111111111111111111111111111	-5
7 (a3)	111111111111111111111111111111111111111	-5	7 (a3)	1111111111111111111111111111111111111	-5
8 (t0)	0000000000000000000010111011100	1500	8 (t0)	0000000000000000000010111011101	1501
9 (t1)	000000000000000000000000000000000000000	0	9 (t1)	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	16 (s0)	000000000000000000000000000000000000000	2
•			17(s1)	000000000000000000000000000000000011	3
•	•	•			

#### <u>xorn</u>

## **Instruction Memory File**

Machine Code	Instruction	Adress
0000000111010001001000000101010	xorn \$s2,\$a3,\$t0	0
0000001001010101001100000101010	xorn \$s3,\$t1,\$t2	1

## Register\_data\_in File

Adress	Data	Value	Adress	Data	Value
4 (a0)	000000000000000000000000000000000000000	13	4 (a0)	000000000000000000000000000000000000000	13
5 (a1)	000000000000000000000000000000000000000	17	5 (a1)	000000000000000000000000000000000000000	17
6 (a2)	000000000000000000000000000000011001	25	6 (a2)	00000000000000000000000000011001	25
7 (a3)	111111111111111111111111111111111111111	-5	7 (a3)	1111111111111111111111010001001111	-1497
8 (t0)	0000000000000000000010111011100	1500	8 (t0)	0000000000000000000010111011100	1500
9 (t1)	000000000000000000000000000000000000000	0	9 (t1)	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	18 (s2)	000000000000000000000000000000000000000	2
	•		19(s3)	000000000000000000000000000000000000000	1
	•	•			

#### Register\_data\_out file screenshot after xor operation

```
register_data_out.txt - Notepad
File Edit Format View Help
// memory data file (do not edit the following line - required for mem load use)
// instance=/mips32 testbench/my processor/regs/registers
// format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
00000000000000000000000000000000000
0000000000000000000000000000001101
00000000000000000000000000000010001
0000000000000000000000000000011001
1111111111111111111111010001001111
0000000000000000000000010111011100
000000000000000000000000000000000000
00000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
```

<sup>\*</sup>Understanding is not easy here without my tables.

## <u>lw</u>

#### **Instruction Memory File**

Machine Code	Instruction	Adress
100011010010101000000000000000000000000	lw \$t2, 0(\$t1)	0
100011010010101100000000000000000000000	lw \$t3, 1(\$t1)	1

#### Register\_data\_in File

## Register\_data\_out file

Adress	Data	Value	Adress	Data	Value
4 (a0)	00000000000000000000000000000001101	13	4 (a0)	00000000000000000000000000000001101	13
5 (a1)	000000000000000000000000000000000000000	17	5 (a1)	000000000000000000000000000000000000000	17
6 (a2)	00000000000000000000000000011001	25	6 (a2)	00000000000000000000000000011001	25
7 (a3)	111111111111111111111111111111111111111	-5	7 (a3)	111111111111111111111111111111111111111	-5
8 (t0)	0000000000000000000010111011100	1500	8 (t0)	000000000000000000010111011100	1500
9 (t1)	000000000000000000000000000000000000000	0	9 (t1)	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	10 (t2)	0000000000000000000010011000111	1223
	•	•	11(t3)	11111111111111111111110100010010	-750
	•				

#### Memory\_data file

Adress	Data	Value
0	0000000000000000000010011000111	1223
1	11111111111111111111110100010010	-750
2	000000000000000000000000000000000000000	0
	•	•
	·	•

#### <u>sw</u>

#### **Instruction Memory File**

Machine Code	Instruction	Adress
101011010010100000000000000000000000000	sw \$t0, 2(\$t1)	0
101011010010010100000000000000011	sw \$a1, 3(\$t1)	1

#### Register\_data\_in File

#### Memory\_data\_out file

Adress	Data	Value	Adress	Data	Value
4 (a0)	00000000000000000000000000001101	13	0	0000000000000000000010011000111	1223
5 (a1)	000000000000000000000000000000000000000	17	1	11111111111111111111110100010010	-750
6 (a2)	00000000000000000000000000011001	25	2	0000000000000000000010111011100	1500
7 (a3)	111111111111111111111111111111111111111	-5	3	000000000000000000000000000000000000000	17
8 (t0)	0000000000000000000010111011100	1500	4	000000000000000000000000000000000000000	0
9 (t1)	000000000000000000000000000000000000000	0	5	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	6	000000000000000000000000000000000000000	0
	•	•	•	•	•
				•	
•		•		•	•

#### Memory\_data file(before test)

Adress	Data	Value
0	0000000000000000000010011000111	1223
1	11111111111111111111110100010010	-750
2	000000000000000000000000000000000000000	0
•	•	•
	·	•

## <u>ori</u>

## **Instruction Memory File**

Machine Code	Instruction	Adress
00110100100010100000000000000111	ori \$t2,\$a0,0x7	0
00110101000010110000000000001001	ori \$t3,\$t0,0x9	1

## Register\_data\_in File

Adress	Data	Value	Adress	Data	Value
4 (a0)	00000000000000000000000000000001101	13	4 (a0)	0000000000000000000000000000000001101	13
5 (a1)	000000000000000000000000000000000000000	17	5 (a1)	000000000000000000000000000000000000000	17
6 (a2)	00000000000000000000000000011001	25	6 (a2)	0000000000000000000000000011001	25
7 (a3)	111111111111111111111111111111111111111	-5	7 (a3)	111111111111111111111111111111111111	-5
8 (t0)	000000000000000000010111011100	1500	8 (t0)	0000000000000000000010111011100	1500
9 (t1)	000000000000000000000000000000000000000	0	9 (t1)	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	10 (t2)	00000000000000000000000000001111	15
	•		11(t3)	0000000000000000000010111011101	1501
	•	•			

# <u>lui</u>

## **Instruction Memory File**

Machine Code	Instruction	Adress
00111100000010100000000011111111	lui \$t2,255	0
00111100000010110000000000001111	lui \$t3,15	1

## Register\_data\_in File

Adress	Data	Value	Adress	Data	Value
4 (a0)	0000000000000000000000000001101	13	4 (a0)	000000000000000000000000000000001101	13
5 (a1)	000000000000000000000000000000000000000	17	5 (a1)	000000000000000000000000000000000000000	17
6 (a2)	0000000000000000000000000011001	25	6 (a2)	00000000000000000000000000011001	25
7 (a3)	111111111111111111111111111111111111111	-5	7 (a3)	1111111111111111111111111111111111111	-5
8 (t0)	000000000000000000010111011100	1500	8 (t0)	0000000000000000000010111011100	1500
9 (t1)	000000000000000000000000000000000000000	0	9 (t1)	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	10 (t2)	000000011111111000000000000000000000000	16711680
	•		11(t3)	00000000000111100000000000000000	983040
	•				
•	•	•			

## j, beq, bne

#### Instruction Memory File (red's will not evaluated only green and yellows will work)

Machine Code	Instruction	Adress
000100010100100100000000000000000000000	beq \$t2, \$t1, 2	0
0000000111010000101000000100000	addn \$t2, \$a3, \$t0	1
0000000100010000101100000100101	orn \$t3, \$a0,\$t0	2
00001000000000000000000000000110	j 6	3
0000000110001010110000000100100	andn \$t4, \$a2, \$a1	4
0000000100001110110100000100010	subn \$t5,\$a0,\$a3	5
000101001000010100000000000000010	bne \$a0, \$a1, 2	6
100011010010101000000000000000000000000	lw \$t2, 0(\$t1)	7
101011010010010100000000000000011	sw \$a1, 3(\$t1)	8
0000000110001110111000000100000	addn \$t6,\$a2,\$a3	9

#### Register\_data\_in File

Adress	Data	Value	Adress	Data	Value
4 (a0)	00000000000000000000000000000001101	13	4 (a0)	000000000000000000000000000000001101	13
5 (a1)	000000000000000000000000000000000000000	17	5 (a1)	000000000000000000000000000000000000000	17
6 (a2)	0000000000000000000000000011001	25	6 (a2)	000000000000000000000000000000000000000	20
7 (a3)	111111111111111111111111111111111111111	-5	7 (a3)	111111111111111111111111111111111111111	-5
8 (t0)	0000000000000000000010111011100	1500	8 (t0)	000000000000000000010111011100	1500
9 (t1)	000000000000000000000000000000000000000	0	9 (t1)	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	10 (t2)	000000000000000000000000000000000000000	0
	•		14(t6)	0000000000000000000000000000000000011	3
	•				
•	•	•			

#### Memory data out file(nothing changed)

Adress	Data	Value
0	0000000000000000000010011000111	1223
1	11111111111111111111110100010010	-750
2	000000000000000000000000000000000000000	0
•	•	•
•	•	•
•	•	•

#### **Change of Program Counter in previous example**

jal, jr
Instruction Memory File (red's will not evaluated only green and yellows will work) (beq will not jump here)

Machine Code	Instruction	Adress
000011000000000000000000000000000000000	jal 4	0
0000000111010000101000000100000	addn \$t2, \$a3, \$t0	1
000100001000010100000000000000000000000	beq \$a0, \$a1, 2	2
000010000000000000000000000000000000000	j 9	3
001000111110000000000000000000000000000	jr \$ra	4
0000000100001110110100000100010	subn \$t5,\$a0,\$a3	5
000101001000010100000000000000010	bne \$a0, \$a1, 2	6
100011010010101000000000000000000000000	lw \$t2, 0(\$t1)	7
101011010010010100000000000000011	sw \$a1, 3(\$t1)	8
0000001000001010111000000100000	addn \$t6,\$t0,\$a1	9

#### Register\_data\_in File

#### Memory\_data\_out file

Adress	Data	Value	Adress	Data	Value
4 (a0)	0000000000000000000000000001101	13	4 (a0)	000000000000000000000000000000000000000	13
5 (a1)	000000000000000000000000000000000000000	17	5 (a1)	000000000000000000000000000000000000000	17
6 (a2)	0000000000000000000000000011001	25	6 (a2)	0000000000000000000000000011001	25
7 (a3)	111111111111111111111111111111111111111	-5	7 (a3)	0000000000000000000010111010111	1495
8 (t0)	000000000000000000010111011100	1500	8 (t0)	0000000000000000000010111101101	1517
9 (t1)	000000000000000000000000000000000000000	0	9 (t1)	000000000000000000000000000000000000000	0
10 (t2)	000000000000000000000000000000000000000	0	10 (t2)	000000000000000000000000000000000011	3
	•	•	14(t6)	000000000000000000000000000000000000000	3
•	•		31(ra)	000000000000000000000000000000000000000	1

#### Memory\_data\_out file(nothing changed)

Adress	Data	Value
0	0000000000000000000010011000111	1223
1	11111111111111111111110100010010	-750
2	000000000000000000000000000000000000000	0
•	•	•
•	•	•
•	•	•

#### **Change of Program Counter in previous example**

```
m_wrt=0, branch=0, alu_op=00, jump=0, jal=1,jr=0, bne=0, enable=0, ori=0, lui=0
     # clk= 0.
m wrt=0, branch=0, alu op=00, jump=0, jal=1,jr=0, bne=0, enable=0, ori=0, lui=0
m wrt=0, branch=0, alu op=00, jump=0, jal=0, jr=1, bne=0, enable=0, ori=0, lui=0
     # clk= 0
m wrt=0, branch=0, alu op=00, jump=0, jal=0,jr=1, bne=0, enable=0, ori=0, lui=0
# clk= 1 pc= 1, rs= 0, opcode= 7, rt= 8, alu res=1495, write data1= 3, write data2=1495, instr=000000001110100001010000001000000,
, mem wrt=0, branch=0, alu op=10, jump=0, jal=0,jr=0, bne=0, enable=1, ori=0, lui=0
     pc= 2, rs= 0, opcode= 7, rt= 8, alu res=2995, write data1= 3, write data2=2995, instr=000000001110100001010000001000000,
, mem wrt=0, branch=0, alu op=10, jump=0, jal=0,jr=0, bne=0, enable=1, ori=0, lui=0
, mem read=0, mem vrt=0, branch=1, alu op=01, jump=0, jal=0,jr=0, bne=0, enable=0, ori=0, lui=0
, mem read=0, mem rt=0, branch=1, alu op=01, jump=0, jal=0,jr=0, bne=0, enable=0, ori=0, lui=0
m_wrt=0, branch=0, alu_op=00, jump=1, jal=0,jr=0, bne=0, enable=0, ori=0, lui=0
     m_wrt=0, branch=0, alu_op=00, jump=1, jal=0,jr=0, bne=0, enable=0, ori=0, lui=0
# clk= 1 pc= 9, rs= 0, opcode= 8, rt= 5, alu res=1517, write data1= 3, write data2=1517, instr=00000001000001011110000001000000,
, mem wrt=0, branch=0, alu op=10, jump=0, jal=0,jr=0, bne=0, enable=1, ori=0, lui=0
```

#### Lastly, Test all of them in same program.

#### **Instruction Memory File**

Machine Code	Instruction	Adress
0000000100001010101000000100000	addn \$t2,\$a0,\$a1	1
000000011101000011000000100010	subn \$t4,\$a3,\$t0	2
0000100000000000000000000000110	j 6	3
0000001000001011001100000100000	addn \$s3,\$t0,\$a1	4
000000011000101101000000100010	subn \$s4,\$a2,\$a1	5
0000000101001100111000000100100	andn \$t6, \$a1, \$a2	6
000000011000111100000000100101	orn \$s0, \$a2,\$a3	7
0000110000000000000000000001101	jal 13	8
00010100101001100000000000000011	bne \$a1, \$a2, 3	9
0000001000001011010100000100100	andn \$s5,\$t0,\$a1	10
0000000110001011011000000100101	orn \$s6,\$a2,\$a1	11
000000100000101110000000100010	subn \$t8,\$t0,\$a1	12
0001000100001001000000000000011	beq \$t0, \$t1, 3	13
00111100000100010000011011011011	lui \$s1,1755	14
10001110111010000000000000001100	lw \$t0, 12(\$s7)	15
001000111110000000000000000000000000000	jr ra	16
0000001000001111001000000101010	xorn \$s2,\$t0,\$a3	17
100011010010101100000000000000000000000	lw \$t3, 1(\$t1)	18
101011010010011100000000000000000000000	sw \$a3, 2(\$t1)	19
00110101000011110000000000001011	ori \$t7,\$t0,0xB	20
00001000000000000000000000010111	j 23	21
100011010011100100000000000000000000000	lw \$t9, 1(\$t1)	22

# 

#### memory\_data\_out\_file(after test)

#### register\_data\_in file

00000000000000000000000000000001101 0000000000000000000000000000011001 000000000000000000000010111011100 

000000000000000000000000000000000000000	0	
000000000000000000000000000000000000000	1	
000000000000000000000000000000000000000	2	
000000000000000000000000000000000000000	3	
000000000000000000000000000011110	4	
000000000000000000000000000000000000000	5	
1111111111111111111101000011111	6	
11111111111111111111101000011111	7	
1111111111111111111101000011111	8	
000000000000000000000000000000000000000	9	
0000000000000000000000000000000000011	10	
1111111111111111111110100010010	11	
000000000000000000000000000000000000000	12	
000000000000000000000000000000000000000	13	
00000000000000000000000000000000000011	14	
11111111111111111111101000011111	15	
000000000000000000000000000000000000000	16	
0000011011011011000000000000000000	17	
000000000000000000000000000000000000000	18	
000000000000000000000000000000000000000	19	
000000000000000000000000000000000000000	20	
000000000000000000000000000000000000000	21	
000000000000000000000000000000000000000	22	
000000000000000000000000000000000000000	23	
000000000000000000000000000000000000000	24	
000000000000000000000000000000000000000		
000000000000000000000000000000000000000	26	
000000000000000000000000000000000000000		
000000000000000000000000000000000000000	28	
000000000000000000000000000000000000000	29	
000000000000000000000000000000000000000		
000000000000000000000000000000000000000	31	

#### **Change of program counter**

# clk= 1, pc= 0, rs= 0, opcode= 0, rt m wrt=0, branch=0, alt op=10, jump=0, # clk= 0, pc= 1, rs= 0, opcode= 0, rt m wrt=0, branch=0, alu op=10, jump=0, # clk= 1, pc= 1, rs= 0, opcode= 4, rt m wrt=0, branch=0, alt op=10, jump=0, # clk= 0, pc= 2, rs= 0, opcode= 4, rt m wrt=0, branch=0, alu op=10, jump=0, # clk= 1, pc= 2, rs= 0, opcode= 7, rt , mem read=0, mem wrt=0, branch=0, alu # clk= 0, pc= 3, rs= 0, opcode= 7, rt , mem read=0, mem wrt=0, branch=0, alu # clk= 1, pc= 3, rs= 2, opcode= 0, rt m wrt=0, branch=0, alt op=00, jump=1, # clk= 0, pc= 6, rs= 2, opcode= 0, rt m wrt=0, branch=0, alu op=00, jump=1, # clk= 1, pc= 6, rs= 0, opcode= 5, rt m wrt=0, branch=0, alu op=10, jump=0, # clk= 0, pc= 7, rs= 0, opcode= 5, rt m wrt=0, branch=0, alt op=10, jump=0, # clk= 1, pc= 7, rs= 0, opcode= 6, rt , mem read=0, mem wrt=0, branch=0, alu # clk= 0, pc= 8, rs= 0, opcode= 6, rt , mem read=0, mem wrt=0, branch=0, alu # clk= 1, pc= 8, rs= 3, opcode= 0, rt m wrt=0, branch=0, alu op=00, jump=0, # clk= 0, pc=13, rs= 3, opcode= 0, rt m wrt=0, branch=0, alu op=00, jump=0, # clk= 1, pc=13, rs= 4, opcode= 8, rt , mem wrt=0, branch=1, alu op=01, jump # clk= 0, pc=14, rs= 4, opcode= 8, rt , mem wrt=0, branch=1, alu op=01, jump # clk= 1, pc=14, rs=15, opcode= 0, rt d=0, mem wrt=0, branch=0, alu op=00, j # clk= 0, pc=15, rs=15, opcode= 0, rt wrt=1, mem read=0, mem wrt=0, branch=0 # clk= 1, pc=15, rs=35, opcode=23, rt m wrt=0, branch=0, alm op=00, jump=0,

# clk= 0, pc=16, rs=35, opcode=23, r m wrt=0, branch=0, alu op=00, jump=0, # clk= 1, pc=16, rs= 8, opcode=31, r m\_wrt=0, branch=0, alu\_op=00, jump=0, # clk= 0, pc= 9, rs= 8, opcode=31, r m wrt=0, branch=0, alu op=00, jump=0, # clk= 1, pc= 9, rs= 5, opcode= 5, r , mem wrt=0, branch=0, alu op=01, jum # clk= 0, pc=13, rs= 5, opcode= 5, r , mem wrt=0, branch=0, alu op=01, jum # clk= 1, pc=13, rs= 4, opcode= 8, r m wrt=0, branch=1, alu op=01, jump=0, # clk= 0, pc=17, rs= 4, opcode= 8, r m wrt=0, branch=1, alu op=01, jump=0, # clk= 1, pc=17, rs= 0, opcode= 8, r , mem read=0, mem wrt=0, branch=0, al # clk= 0, pc=18, rs= 0, opcode= 8, r m wrt=0, branch=0, alu op=10, jump=0, # clk= 1, pc=18, rs=35, opcode= 9, r ad=1, mem wrt=0, branch=0, alu op=00, # clk= 0, pc=19, rs=35, opcode= 9, r ad=1, mem wrt=0, branch=0, alu op=00, # clk= 1, pc=19, rs=43, opcode= 9, r m wrt=1, branch=0, alu op=00, jump=0, # clk= 0, pc=20, rs=43, opcode= 9, r m wrt=1, branch=0, alu op=00, jump=0, # clk= 1, pc=20, rs=13, opcode= 8, r eg wrt=1, mem read=0, mem wrt=0, bran # clk= 0, pc=21, rs=13, opcode= 8, r eg wrt=1, mem read=0, mem wrt=0, bran # clk= 1, pc=21, rs= 2, opcode= 0, r m wrt=0, branch=0, alu op=00, jump=1, # clk= 0, pc=23, rs= 2, opcode= 0, r m wrt=0, branch=0, alu op=00, jump=1, # clk= 1, pc=23, rs= 0, opcode= 0, r m wrt=0, branch=0, alu op=10, jump=0, Last test was successful but I don't know how can I show but you can check results.

#### **Some Notes:**

- ➤ In jal inst. instead of PC+8, I did PC+1 in Verilog.
- > In 256KB memory my address input is 18bits and I keep each data block as 32bit by extending address.
- > In mips 32 testbench when you do test change number of clock according to your number of instruction.
- ➤ In data memory and register block there was a problem about clock, to solve it I didn't use negedge or posedgde clock instead I used "\*" symbol as a solution from internet.

The homework is done step by step.

