

# T.R. MANISA CELAL BAYAR UNIVERSITY FACULTY OF ENGINEERING DEPARTMENT OF COMPUTER ENGINEERING

CSE 2134 - LOGIC DESIGN [Project-1 Report]

# <u>Team Members</u> 170316064 / Fatma Kurtuluş (Team Leader) 170316022 / Çağatay Kılınç 170315063 /Kemal Erdem Sarıdaş 170315036/ Melih Çakmak



### **Project-1: 2-bit Calculator Using Two Numbers**

### [Part.1] Summary of the Project

- This project aims to design a 2-bit calculator using 4 modules. The modules are Addition, subtraction, multiplication, comparison.
- These modules are combined with decoder in order to select specific module.
- All units use ... as input and give ... as output.
- Inputs are applied to this calculator utilizing manually (we will give 1 and 0) and outputs are interpreted via leds.

### [Part.2] Material List

74HC32 OR-Gate (1 pcs), Total count:1 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:3 XOR-Gates 2. Multiplication Module: 74HC08 AND-Gate (2 pcs), Total count: 6 AND-Gates 74HC86 XOR-Gate (1 pcs), Total count:2 XOR-Gates 3. Subtraction Module: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:2 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:2 NOT-Gates 74HC04 NOT-Gate(1pcs), Total count:2 NOT-Gates 4.Comparison: 74HC08 AND-Gate (1 pcs), Total count:3 OR-Gates 74HC32 OR-Gate (1 pcs), Total count:3 XOR-Gates 74HC86 XOR-Gate (1 pcs), Total count:3 XOR-Gates 5.Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates	1. Addition Mod	ule: 74HC	08 AND-Gate (1 pcs), Total count:3 AND-Gates
2. Multiplication Module: 74HC08 AND-Gate (2 pcs), Total count: 6 AND-Gates 74HC86 XOR-Gate (1 pcs), Total count:2 XOR-Gates 3. Subtraction Module: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:2 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:4 XOR-Gates 74HC04 NOT-Gate(1pcs), Total count:2 NOT-Gates 4.Comparison: 74HC08 AND-Gate (1 pcs), Total count: 2 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:3 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:3 XOR-Gates 5.Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates		74HC	32 OR-Gate (1 pcs), Total count:1 OR-Gates
74HC86 XOR-Gate ( 1 pcs), Total count:2 XOR-Gates 3. Subtraction Module: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:2 OR-Gates 74HC86 XOR-Gate ( 1 pcs), Total count:4 XOR-Gates 74HC04 NOT-Gate(1pcs), Total count:2 NOT-Gates 4.Comparison: 74HC08 AND-Gate (1 pcs), Total count: 2 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:3 OR-Gates 74HC86 XOR-Gate ( 1 pcs), Total count:3 XOR-Gates 5.Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates		74HC	86 XOR-Gate (1 pcs), Total count:3 XOR-Gates
3. Subtraction Module: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:2 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:4 XOR-Gates 74HC04 NOT-Gate(1pcs), Total count:2 NOT-Gates 4. Comparison: 74HC08 AND-Gate (1 pcs), Total count: 2 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:3 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:3 XOR-Gates 5. Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates	2. Multiplication	Module:	74HC08 AND-Gate (2 pcs), Total count: 6 AND-Gates
74HC32 OR-Gate (1 pcs), Total count:2 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:4 XOR-Gates 74HC04 NOT-Gate(1pcs), Total count:2 NOT-Gates 4.Comparison: 74HC08 AND-Gate (1 pcs), Total count: 2 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:3 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:3 XOR-Gates 5.Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates			74HC86 XOR-Gate (1 pcs), Total count:2 XOR-Gates
74HC86 XOR-Gate (1 pcs), Total count:4 XOR-Gates 74HC04 NOT-Gate(1pcs), Total count:2 NOT-Gates 4.Comparison: 74HC08 AND-Gate (1 pcs), Total count: 2 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:3 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:3 XOR-Gates 5.Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates	3. Subtraction M	lodule: 741	HC08 AND-Gate (1 pcs), Total count:4 AND-Gates
74HC04 NOT-Gate(1pcs), Total count:2 NOT-Gates 4.Comparison: 74HC08 AND-Gate (1 pcs), Total count: 2 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:3 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:3 XOR-Gates 5.Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates		74]	HC32 OR-Gate (1 pcs), Total count:2 OR-Gates
4.Comparison: 74HC08 AND-Gate (1 pcs), Total count: 2 AND-Gates 74HC32 OR-Gate (1 pcs), Total count:3 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:3 XOR-Gates 5.Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates		74]	HC86 XOR-Gate (1 pcs), Total count:4 XOR-Gates
74HC32 OR-Gate (1 pcs), Total count:3 OR-Gates 74HC86 XOR-Gate (1 pcs), Total count:3 XOR-Gates 5.Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates		74]	HC04 NOT-Gate(1pcs),Total count:2 NOT-Gates
74HC86 XOR-Gate (1 pcs), Total count:3 XOR-Gates 5.Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates	4. Comparison:	74HC	08 AND-Gate (1 pcs), Total count: 2 AND-Gates
5.Decoder: 74HC08 AND-Gate (1 pcs), Total count:4 AND-Gates		74HC	32 OR-Gate (1 pcs), Total count:3 OR-Gates
		74HC	86 XOR-Gate (1 pcs), Total count:3 XOR-Gates
74HC04 NOT-Gate(1pcs),Total count:2 NOT-Gates	5.Decoder:	74HC08	3 AND-Gate (1 pcs), Total count:4 AND-Gates
		74HC04	NOT-Gate(1pcs),Total count:2 NOT-Gates

### [Part.3] Design Details of the Modules

# This part gives DETAILED "Theoretical" information about the calculator design.

2-bit calculator includes 4 basic mathematical operations and 1 selection module.

First, the user selects what action to take. Then the user enters the first number (A0-A1) and the second number (B0-B1) with a 2-bit number. Finally, the user wants the numbers and operations are performed with leds.

As addition operation performs the addition of two 2-bit numbers and outputs a 3-bit sum. It consists of two standard full-adders.

As multiplication takes two 2-bit inputs and outputs a 4-bit product.

As subtractor takes in 2-bit numbers as an input, then output 1 bit to represent the sign and 2 bits to represent the difference.

As comparison takes two 2-bit inputs and has 3 outputs; one for each result:Less than, greater than and equals. The proper output will be high depending on the inputs. The selection module is used to select one of the operations mentioned above. This is done by using the decoder's truth table to perform the operation. For example, the first process runs when the decoder is sent to 0 and 0.



[Part.4] Theoretical & Experimental Results of the Modules

	Addition Module											
	I	nputs			Outputs							
Number1 Number2			Theoretical			Exp	Experimental					
$\mathbf{A_1}$	$\mathbf{A_0}$	$\mathbf{B}_1$	$\mathbf{B}_{0}$	Cin	$S_1$	$S_0$	Cout2	$S_1$	$S_0$	Cout2		
0	0	0	0		0	0	0					
0	0	0	1		0	1	0					
0	0	1	0		1	0	0					
0	0	1	1		1	1	0					
0	1	0	0		0	1	0					
0	1	0	1		1	0	0					
0	1	1	0		1	1	0					
0	1	1	1		0	0	1					
1	0	0	0		1	0	0					
1	0	0	1		1	1	0					
1	0	1	0		0	0	1					
1	0	1	1		0	1	1					
1	1	0	0		1	1	0					
1	1	0	1		0	0	1					
1	1	1	0		0	1	1					
1	1	1	1		1	0	1					

	Subtraction Module												
	I	nputs			Outputs								
Number1 Number2			D	Theoretical Experiment									
$\mathbf{A_1}$	$\mathbf{A_0}$	B <sub>1</sub>	$\mathbf{B}_{0}$	Bin	$\mathbf{D}_1$	$\mathbf{D}_0$	B <sub>out2</sub>	$\mathbf{D_1}$	$\mathbf{D}_0$	B <sub>out2</sub>			
0	0	0	0		0	0	0						
0	0	0	1		0	1	1						
0	0	1	0		1	0	1						
0	0	1	1		1	1	1						
0	1	0	0		0	1	0						
0	1	0	1		0	0	0						
0	1	1	0		0	1	1						
0	1	1	1		1	0	1						
1	0	0	0		1	0	0						
1	0	0	1		0	1	0						
1	0	1	0		0	0	0						
1	0	1	1		0	1	1						
1	1	0	0		1	1	0						
1	1	0	1		1	0	0						
1	1	1	0		0	1	0						
1	1	1	1		0	0	0						

	Multiplication Module											
	Inj	puts		Outputs								
Num	Number1 Number2					Theoretical Experimenta						
$\mathbf{A_1}$	$\mathbf{A}_{0}$	$\mathbf{B}_1$	$\mathbf{B_0}$	<b>P</b> <sub>3</sub>	$\mathbf{P}_2$	$\mathbf{P}_1$	$\mathbf{P}_{0}$	<b>P</b> <sub>3</sub>	$\mathbf{P}_2$	$\mathbf{P}_{1}$	$\mathbf{P}_{0}$	
0	0	0	0	0	0	0	0					
0	0	0	1	0	0	0	0					
0	0	1	0	0	0	0	0					
0	0	1	1	0	0	0	0					
0	1	0	0	0	0	0	0					
0	1	0	1	0	0	0	1					
0	1	1	0	0	0	1	0					
0	1	1	1	0	0	1	1					
1	0	0	0	0	0	0	0					
1	0	0	1	0	0	1	0					
1	0	1	0	0	1	0	0					
1	0	1	1	0	1	1	0					
1	1	0	0	0	0	0	0					
1	1	0	1	0	0	1	1					
1	1	1	0	0	1	1	0					
1	1	1	1	1	0	0	1					

Comparison Module												
	Inj	puts		Outputs								
Num	ber1	Nun	nber2	Th	eoreti	cal	Experimental					
$\mathbf{A_1}$	$\mathbf{A_0}$	$\mathbf{B}_1$	$\mathbf{B}_0$	A <b< th=""><th>A=B</th><th><b>A&gt;B</b></th><th>A<b< th=""><th>A=B</th><th><b>A&gt;B</b></th></b<></th></b<>	A=B	<b>A&gt;B</b>	A <b< th=""><th>A=B</th><th><b>A&gt;B</b></th></b<>	A=B	<b>A&gt;B</b>			
0	0	0	0	0	1	0						
0	0	0	1	1	0	0						
0	0	1	0	1	0	0						
0	0	1	1	1	0	0						
0	1	0	0	0	0	1						
0	1	0	1	0	1	0						
0	1	1	0	1	0	0						
0	1	1	1	1	0	0						
1	0	0	0	0	0	1						
1	0	0	1	0	0	1						
1	0	1	0	0	1	0						
1	0	1	1	1	0	0						
1	1	0	0	0	0	1						
1	1	0	1	0	0	1						
1	1	1	0	0	0	1						
1	1	1	1	0	1	0						



## [Part.5] Simulation printouts of the modules.

DECODER: <a href="https://simulator.io/board/q6xIgt6gwr/1">https://simulator.io/board/q6xIgt6gwr/1</a>

MULTIPLICATION: https://simulator.io/board/OAtfrtT4iU/1

ADDITION: https://simulator.io/board/7Gccs1CnRf/1

COMPARISON: <a href="https://simulator.io/board/qSMwWlA207/1">https://simulator.io/board/qSMwWlA207/1</a> SUBTRACTION: <a href="https://simulator.io/board/GhhBBQLoUQ/1">https://simulator.io/board/GhhBBQLoUQ/1</a>