# PA1: Unsigned Multiplier and Unsigned Divider

## a. Implement A 32-bit Unsigned Complete Multiplier




Fig. 1: 32-bit unsigned multiplier

Implement a 32-bit unsigned multiplier as shown in Fig. 1.

Note: Do not use multiplication instructions (e.g., A\*B). Please use add and shift to implement multiplication.

#### 1. Module Definition

The module name and I/O ports of the top-level module CompMultiplier must follow I/O interface definitions. The names of the modules inside the system can be defined by the designer, but the number of modules should be equal to Fig. 1. The data bus and control bus in the system can be added or deleted by the designer. Fig. 1 is one of the solutions for the designer's reference.

## **I/O Interface**

```
module CompMultiplier (
output [63:0] Product,
output Ready,
input [31:0] Multiplicand,
input [31:0] Multiplier,
input Run,
input Reset,
input clk
);
```

## 2. Signal Description

Signal symbol	Signal name	Signal Description
Product	64-bit calculation	This signal is set as an output before
	result	the <b>Ready</b> signal is activated to forbid the
		testbench to read the previous calculation
		result.
Ready	completion signal	The "high" level represents the system has
		completed multiplication and maintained the
		result.
Multiplicand	32-bit multiplicand	The signal is generated by the testbench and
		updated when the <b>Reset</b> signal is "high".
Multiplier	32-bit multiplier	The signal is generated by the testbench and
		updated when the <b>Reset</b> signal is "high".
Run	execution signal	The system performs multiplication as the Run
		signal is "high" level.
Reset	initialization signal	The "high" level indicates that the system is
		initialized before multiplication, and the output
		results are set to zero. This signal has the
		highest priority and is generated by the
		testbench.
clk	clock signal	Periodic square waves are generated by the
		testbench for synchronizing each signal with
		the drive system.

### 3. External Signal Action Flow

This testbench (tb\_CompMultiplier.v) will initialize the **Reset** signal for a time unit (between two **positive edges of clk**) before each multiplication starts. When the **Reset** signal is high, testbench will read the value in tb\_CompMultiplier.in and output the corresponding values to **Multiplicand** and **Multiplier** respectively. After one clock (the positive edge of the clock), the testbench set the **Reset** signal as low. Then, after one clock (the positive edge of the clock), the testbench set the **Run** signal as high. The **Ready** signal shall be high after the multiplication is completed. When the **Ready** signal is high, the testbench store the result of **Prod** and the current tick in tb\_CompMultiplier.out. If there are more operations to be executed in tb\_CompMultiplier.in, the procedure will be restarted at the positive edge of the clock. Refer to Fig. 2 for the example waveform.

- Note: The testbench will continuously wait for the **Ready** signal. If a system fails to set the **Ready** signal, the simulation will not stop. The designer shall deal with this issue.
- Note: The assignment only provides the testbench of the top-level module, and the functionality of other internal modules needs to be tested by yourself. Designers shall write the modifications based on the simplified testbench provided in this assignment.
- Note: The provided test input file (tb\_CompMultiplier.in) needs to be added into the folder (..\testbench\) which is the same as the folder of the project. The instructions are written in hexadecimal, and each line contains 2 values as respectively multiplicand and multiplier, separated by an "under line". The format of instruction is as follows: 32-bit multiplicand (**Multiplicand**) "\_" 32-bit multiplier (**Multiplier**). Designers can add more instructions for the testing.




Fig. 2: Waveform Example

## 4. Operation Process




Fig. 3: Multiplication flow chart

## **Flowchart Description**

- Step A: The **Reset** signal initializes the system.

  The **Run** signal triggers the reading of the **Multiplicand** and **Multiplier** and then starts the operation.
- Step B: Check if the LSB of the **Multiplier** is 1.
- Step C: Accumulate the left half of the result register with the **Multiplicand** (with ALU carry flag).
- Step D: Shift the result register to the right by 1-bit.
- Step E: If the counter is less than 32, increase the value of the counter by 1.
- Step F: Set the Ready signal as 1 to complete the multiplication

## **Example (4-bit multiplication operation)**

Counter.Step	Prod	Multiplicand
	0000_0000	0000
0.A	0000_0011	0010
1.C	0010_0011	0010
1.D	0001_0001	0010
2.C	0011_0001	0010
2.D	0001_1000	0010
3.B	0001_1000	0010
3.D	0000_1100	0010
4.B	0000_1100	0010
4.D	0000_0110	0010
4.F	0000_0110	0010

## b. Implement A 32-bit Unsigned Complete Divider




Fig. 4: 32-bit unsigned divider

Implement a 32-bit unsigned divider as shown in Fig. 4.

The design rules are the same as the multiplier, please refer to the content of the lecture notes for the operation process.

#### **I/O Interface**

```
module CompDivider (
output [31:0] Quotient,
output [31:0] Remainder,
output Ready,
input [31:0] Dividend,
input [31:0] Divisor,
input Run,
input Reset,
input clk
);
```

## **Signal Description**

Signal symbol	Signal name
Quotient	32-bit Quotient
Remainder	32-bit Reminder
Ready	completion signal
Dividend	32-bit Dividend
Divisor	32-bit Divisor
Run	execution signal
Reset	initialization signal
clk	clock signal

- Note: Do not use the division command (e.g., A/B) . Please use subtraction and shift to perform division.
- ➤ Note: The mathematically invalid operation (e.g., dividing by 0) is not within the scope of this project.
- Note: The provided test input file (tb\_CompDivider.in) needs to be added into the folder (..\testbench\) which is the same as the folder of the project. The instructions are written in hexadecimal, and each line contains 2 values as respectively dividend and divisor. The format of instruction is as follows: 32-bit dividend (**Dividend**) "\_" 32-bit divisor (**Divisor**). Designers can add more instructions for the testing.

### c. Submission

### Report structure:

- a. Cover(PA1name, ID, name, area, slack).
- b. Descriptions of how you implement each module.
- c. Descriptions of how you test your modules.
- d. Descriptions of the test results (hexadecimal waveforms) for your module.
- e. Conclusion and insights.
- **XEVALUATE:** X Convert the report to PDF and name it the student ID "BYYYDDXXX.pdf".

### Files required for PA1:

- BYYYDDXXX.zip
  - o Part1
    - CompMultiplier.v
    - Multiplicand.v
    - ALU.v
    - Product.v
    - Control.v
  - o Part2
    - CompDivider.v
    - Divisor.v
    - ALU.v
    - Remainder.v
    - Control.v
  - o Report (BYYYDDXXX.pdf)
- Note: Please make sure all your program files and PDF files are directly in the zipped file, not all wrapped in one folder.

#### **Grading:**

- a. (20 points) Report
- b. (35 points) Multiplier (each patterns 5 points)
- c. (35 points) Divider (each patterns 5 points)
- d. (10 points) Area and speed optimization(each parts 5 points).
- e. Follow naming rules and file formats.
- f. No plagiarism.

We will test your modules with another generated testbench.

Deadline: 2025-04-03 12:00 on moodle

## Appendix: Path of OpenPOAD

Hint: To avoid syntax issues with synthesis tools, Modules connected to "clk" should be triggered by using "always@(posedge clk){}", else using "always@(\*){}" or "assign".

a. ~/OpenROAD-flo	w-scripts/flow	
designs		
nar	ngate45	
	CompMultiplier	
	CompMultiplier.v	
	ALU.v	
	Control.v	
	Multiplicand.v	
	Product.v	
	config.mk	
	constraint.sdc	
reports		
Makefile		
(DESIGN_CO	ONFIG ?= ./designs/nangate45/CompMultiplier/config.mk)	
b. ~/OpenROAD-flo	w-scripts/flow	
designs		
nar	ngate45	
	CompDivider	
	CompDivider.v	
	ALU.v	
	Control.v	
	Divisor.v	
	Remainder.v	
	config.mk	
	constraint.sdc	
reports		
Makefile		
(DESIGN_CONFIG ?= ./designs/nangate45/CompDivider/config.mk)		