# HW1: 32-bits complete ALU




Figure 1: Path of Complete ALU

Implement a 32-bits Complete ALU module, which consists of a Register File module and an ALU module. The Register File module is composed of 32 read-only registers with a width of 32-bits. The ALU module is a 32-bits wide arithmetic logic unit.

## a. 32-bits Read Only Register File




Figure 2: Path of Register File

Implement a register file with 32 registers having a width of 32- bits which are addressed by 5-bits. This module only performs the read operation with two outputs marked as "Rs\_data" and "Rt\_data". The initial value of each register is stored in the "RF.dat" file in the "testbench" folder in hexadecimal format, and the register file is initialized by "tb\_RF" or "tb\_CompALU" according to the file during simulation.

## b. 32-bits Arithmetic Logic Unit




Figure 3: I/O Interface of ALU

Implement an arithmetic logic unit, which performs related operations based on the register file and then outputs a result. The input of this module contains two 32-bits wide data bus from the register file, a 5-bits control bus, and a 6-bits control bus from the given instructions. The output is a 32-bits wide data bus to output the operation result, and two 1-bit flags, namely "Zero" and "Carry". The Zero flag is used to indicate whether the operation result is zero, and the Carry flag is used for the carry/borrow flag of the result.

This module needs to support the following operation, and the operation result is directly output to "ALU\_result".

Instruction	Example	Meaning	Funct code
Add unsigned	Addu Result, Src_1, Src_2	$Result = Src_1 + Src_2$	100100
Subtract unsigned	Subu Result, Src_1, Src_2	$Result = Src_1 - Src_2$	100011
Or	Or Result, Src_1, Src_2 Result = Src_1   Src_2		100101
Shift right logical	Srl Result, Src_1, Shamt	Result = Src_1 >> Shamt	000010
Shift left logical	Sll Result, Src_1, Shamt Result = Src_1   Result = Src_1   Shamt		000000

Note: The value required for the Shift action is stored in "Shamt".

## c. 32-bits Complete ALU




Figure 4: I/O Interface of Complete ALU

#### **I/O Interface**

module CompALU (
input [31:0] Instruction,
output [31:0] CompALU\_out,
output CompALU\_zero,
output CompALU\_carry
);

Implement 32-bits complete ALU by combing the register file and the arithmetic logic unit. The input of the module is a 32-bits instruction, and the output of this module is a 32-bits result, Zero flag and Carry flag. The instruction format is as follows:

OP Code	Source Register	Target Register	Destination Register	Shamt	<b>Funct Code</b>
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

OP Code: Indicate the command to be executed, this homework is set as "000000".

Source Register: Indicate the first register to be executed.

Target Register: Indicate the second register to be executed.

Destination Register: The register used to store the execution result. It can be set to zero in this homework.

Shamt: Indicate the number of "Shift" actions.

Funct: Indicate the command to be executed.

#### **Examples:**




Figure 5: Example of Add Unsigned Instruction




Figure 6: Example of Shift Right Logical Instruction

#### d. Functional Simulation

## 1. tb RF

The testbench "tb\_RF" initializes the register according to "testbench/RF.dat", and then sequentially sends the address to Rs\_addr and Rt\_addr. Its output waveform (in hexadecimal) is similar to the figure below. Please show the screenshot and explain the results in your report.




Figure 7: Waveform of tb RF

#### 2. tb ALU

The testbench "tb\_ALU" initializes all inputs to zero, and then executes commands in "testbench/tb\_ALU.in" one by one. Its output waveform (in hexadecimal) is similar to the figure below. Please show a screenshot and explain the results in your report. "tb\_ALU.in" only provides an example for the "srl" operation. You should add other commands and explain the results in the report.




Figure 8: Waveform of tb ALU

#### 3. tb CompALU

The testbench "tb\_CompALU" initializes all the input to zero and initialized the register file. Then, the testbench executes the commands in "testbench/tb\_CompALU.in" one by one. Its output waveform (in hexadecimal) is similar to the figure below. Please show a screenshot and explain the results in your report. "tb\_CompALU.in" only provides one example. You can add other test commands and describe them in the report.




Figure 9: Waveform of tb CompALU

## e. Submission

#### Report structure:

- a. Cover.
- b. Screenshots and descriptions of each module.
- c. Screenshots and descriptions of test commands for each module (.in file).
- d. Screenshots and explanations of the test results (hexadecimal waveforms) for each module.
- e. Conclusion and insight on this homework.
- **XEVALUATE:** X Convert the report to PDF and name it the student ID "BYYYDDXXX.pdf".

## Files required for HW1:

BYYYDDXXX.zip

All module.v files(RF.v, ALU.v, CompALU.v)Report(BYYYDDXXX.pdf)

• Note: Please make sure all your program files and PDF files are directly in the zipped file, not all wrapped in one folder.

## **Grading:**

- a. (25 points) RF: Complete output of RF.dat is required.
- b. (25 points) ALU: 5 points for each instruction
- c. (25 points) CompALU: 5 points for each instruction.
- d. (25 points) Report.
- e. Follow naming rules and file formats.
- No plagiarism.

We will test your modules with another generated testbench.

Deadline: 2025-03-13 12:00 on moodle

# **Appendix: Testbench description**

Ex: tb\_CompALU.v

```
28 // Setting timescale
        `timescale 10 ns / 1 ns
30
31
       // Declarations
       `define DELAY 1 // #
`define REGISTER_SIZE 32 // bit width
`define MAX_REGISTER 32 // index
`define DATA_FILE "testbench/DE
                                                // # * timescale
32
33
34
       define INPUT_FILE
'define OUTPUT_FILE
        `define DATA_FILE
                                         "testbench/RF.dat"
35
                                         "testbench/tb_CompALU.in"
36
                                         "testbench/tb_CompALU.out"
37
      // Declaration
39
      `define LOW
`define HIGH
                       1'b0
40
41
42
43 pmodule tb_CompALU;
44
45
                // Inputs
                reg [31:0] Instruction;
46
47
48
                // Outputs
49
                wire [31:0] CompALU out;
                wire CompALU_zero;
50
51
                wire CompALU_carry;
52
53
                // Clock
                reg clk = `LOW;
54
55
56
                // Testbench variables
57
                reg [`REGISTER_SIZE-1:0] register [0:`MAX_REGISTER-1];
58
                reg [31:0] read data;
59
                integer input_file;
60
                integer output file;
                integer i;
61
62
                // Instantiate the Unit Under Test (UUT)
63
64 E
                CompALU UUT (
                       // Inputs
65
66
                        .Instruction (Instruction),
                         // Outputs
67
                         .CompALU_out(CompALU_out),
68
                        .CompALU zero (CompALU zero),
69
70
                         .CompALU_carry(CompALU_carry)
 71
                );
72
```

```
73
74
75
76
77
78
79
                    initial
                    begin : Preprocess
                             // Initialize inputs
// Format: OpCode_Srcladdr_Src2addr_RESERVED_shamt_funct
Instruction = 32'b000000_00000_000000_000000_00000;
       Þ
                             // Initialize testbench files
                              $readmemh('DATA_FILE, register);
input_file = $fopen('INPUT_FILE, "r");
output_file = $fopen('OUTPUT_FILE);
 80
                             input_file
 81
 82
                             output_file
 83
84
                             // Initialize internal register
for (i = 0; i < `MAX_REGISTER; i = i + 1)</pre>
 85
 86
                             begin
                                       UUT.Register_File.R[i] = register[i];
 88
 89
 90
91
                              # `DELAY;
                                              // Wait for global reset to finish
                    end
 92
 93
                    always
                    begin : ClockGenerator
 95
                             # `DELAY;
 96
                             clk <= ~clk;
 97
98
                    end
 99
                    always
100
                   begin : StimuliProcess
101
                              // Start testing
102
                             while (!$feof(input_file))
103
                                       $fscanf(input_file, "%b\n", read_data);
@(posedge clk); // Wait clock
104
105
                                       Instruction = read_data;
@(negedge clk); // Wait clock
106
107
                                       108
109
110
111
                             end
112
                             // Close output file for safety
$fclose(output_file);
113
114
115
116
                              // Stop the simulation
117
                              $stop();
118
                    end
119 endmodule
```

Line	Description
29	The magnitude of the simulation timeline.
93~97	Generate oscillating clocks.
105	After the positive edge of the clk signal occurs, the program can continue to be executed.
107	After the negative edge of the clk signal occurs, the program can continue to be executed.
117	Interrupts the simulation to end the simulation.