# 數位系統設計實習 Lecture 7

指導老師:陳勇志 老師

實習課助教:黃柏皓

### Outline

- Finite State Machine
  - Introduce
  - Moore Machine
  - Mealy Machine
- Binary to BCD
- □ LAB 7-1 ~7-3

### Outline

- Finite State Machine
  - Introduce
  - Moore Machine
  - Mealy Machine
- Binary to BCD
- □ LAB 7-1 ~7-3

## Finite State Machine (FSM)


。有限狀態機 (Finite State Machine, FSM), 是使用一個或是多個正反器來儲存內部的狀態, 利用組合邏輯的設計輸入目前狀態,並且計算出下一個狀態輸出, 為循序邏輯電路中變化性最多的一種。

而有限狀態機依其輸入的訊號、輸出的訊號,以及狀態之間的關係可以分為 Moore Machine 及 Mealy Machine 兩種。

## Finite State Machine (FSM)

- **狀態 (States):** 系統存在的有限個狀態。例如,一個交通燈有紅燈、黃燈、綠燈
- **輸入 (Inputs):** 可以引起狀態轉換的事件或訊號。 例如, 交通燈的輸入可以是定時器觸發。
- **轉移函數 (Transition Function):** 描述系統如何 從一個狀態轉移到另一個狀態。它會根據當前的狀態和輸入,決定下一個狀態。
- □ 起始狀態 (Start State): 系統的初始狀態。


## Finite State Machine (FSM)



## Outline


- Finite State Machine
  - □ Introduce
  - Moore Machine
  - Mealy Machine
- Binary to BCD
- □ LAB 7-1 ~7-3

這種有限狀態機其輸出的訊號只和目前的狀態 有關而與輸入的訊號無關(輸入間接影響輸出)。




Outputs dependent on state variables only.

 狀態圖 (State Diagram) 其中每個圓圈代表一個狀態,圓圈 內的值代表該狀態的名稱,而有方向性的箭號代表循序電 路的狀態轉移,其旁邊的記號代表該電路轉移所對應的輸 入訊號的變化與輸出訊號的變化。



□ 由右邊狀態圖我們可將其狀態表列出:

<b>Present State</b>		input	Next State	
A	В	X	A	В
0	0	0	0	1
0	0	1	0	0
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1



。我們選擇使用 JK 正反器, 由狀態表經卡諾圖化 簡可得其方程式:


$$J_{A} = B$$

$$K_{A} = B x'$$

$$J_{B} = x'$$

$$K_{B} = A \oplus x'$$

。 由上列方程式可得:



# 程式碼(1)

```
// Structural description of moore machine
module Moore mdl (x, AB, Clock);
    input x, Clock;
    output [1:0] AB;
    wire [1:0] AB;
    wire Ja, Ka, Jb, Kb;
    assign Ka = AB[0] & ~x;
    assign Kb = AB[1] ^ x;
 JK FF J1(AB[0], Ka, Clock, AB[1], Qnot);
 JK FF J2 (~x, Kb, Clock, AB[0], Qnot);
    endmodule
    //JK flip-flop
    module JK FF (J, K, CLK, Q, Qnot);
    output Q, Qnot;
    input J, K, CLK;
    req Q;
    assign Qnot = ~ Q ;
    always @ (posedge CLK)
             case ({J,K})
               2'b00: Q = Q;
               2'b01: Q = 1'b0;
               2'b10: Q = 1'b1;
               2'b11: Q = ~ Q;
             endcase
    endmodule
```

# 程式碼(2)

```
If(in == 1'b1) state = s0;
    else state = s1;
```

```
always@ (posedge clk)
if (!rst) state=s0;
else
    case (state)
    s0:
        begin
        state=(in==1'b1)?s0:s1;
        out=2'b00;
        end
    s1:
        begin
        state=(in==1'b1)?s2:s3;
        out=2'b01;
        end
    s2:
        begin
        state=(in==1'b1)?s2:s3;
        out=2'b10;
        end
    s3:
        begin
        state=(in==1'b1)?s3:s0;
        out=2'b11;
        end
    endcase
```


```
parameter SO = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
                                        always@ (posedge clk)
                                        if (!rst) state=s0;
                                       else
                                           case (state)
                                           s0: state=(in==1'b1)?s0:s1;
                                            s1: state=(in==1'b1)?s2:s3;
                                           s2: state=(in==1'b1)?s2:s3;
                                           s3: state=(in==1'b1)?s3:s0;
                                            endcase
                                       always@(state)
                                           case (state)
                                           s0: out=2'b00;
                                           s1: out=2'b01;
                                           s2: out=2'b10;
                                           s3: out=2'b11;
                                           endcase
```

Recommend!

### Outline


- Finite State Machine
  - □ Introduce
  - Moore Machine
  - Mealy Machine
- Binary to BCD
- □ LAB 7-1 ~7-3

。此有限狀態機其輸出的訊號必須考慮目前的狀 態及輸入的訊號。




Outputs depend on inputs and state variables.


#### **EX: A Sequence Detector**




連續讀入三個1即輸出1,否則輸出0




Present State		Input	Next State	
А	В	Х	A E	3 у
0	0	0	0 (	0
0	0	1	0 1	1 0
0	1	0	0 0	0 0
0	1	1	1 (	0 0
1	0	0	0 (	0 0
1	0	1	1 1	1 0
1	1	0	0 (	0
1	1	1	1 1	1 1




#### Synthesis Using D FFs:




$$D_A = Ax + Bx$$




$$D_B = Ax + B'x$$



$$y = AB$$





```
always@(posedge clk)
if (!rst) state=s0;
else
    case (state)
    s0:
        begin
        state=(in==1'b1)?s1:s0;
        out=(in==1'b1)?2'b00:2'b00;
        end
    s1:
        begin
        state=(in==1'b1)?s2:s0;
        out=(in==1'b1)?2'b00:2'b00;
        end
    32:
        begin
        state=(in==1'b1)?s3:s0;
        out=(in==1'b1)?2'b01:2'b00;
        end
    s3:
        begin
        state=(in==1'b1)?s3:s0;
        out=(in==1'b1)?2'b01:2'b00;
        end
    endcase
```

```
always@ (posedge clk)
 if (!rst) state=s0;
 else state=next state;
 always@ (state)
case (state)
 s0:
     begin
     next state=(in==1'b1)?s1:s0;
     out=(in==1'b1)?2'b00:2'b00;
     end
 s1:
     begin
     next state=(in==1'b1)?s2:s0;
     out=(in==1'b1)?2'b00:2'b00;
     end
 s2:
     begin
     next state=(in==1'b1)?s3:s0;
     out=(in==1'b1)?2'b01:2'b00;
     end
 s3:
     begin
     next state=(in==1'b1)?s3:s0;
     out=(in==1'b1)?2'b01:2'b00;
     end
 endcase
```

## Outline

- Finite State Machine
  - □ Introduce
  - Moore Machine
  - Mealy Machine
- Binary to BCD
- □ LAB 7-1 ~7-3

## Binary to BCD


- 。如果任何位元(百位、十位、個位…等)等於或大於 5, 則在該位元中新增 3。
- 。將所有數字向左移動1位。
- 。如果已經進行了 n(bits) 次計算, 就完成了!

## Binary to BCD

Operation	Tens	Units	Binary
HEX			E
Start			1 1 1 0
Shift 1		1	1 1 0
Shift 2		1 1	1 0
Shift 3		1 1 1	0
Add 3		1010	0
Shift 4	1	0 1 0 0	
BCD	1	4	

## Binary to BCD


Operation	Hundreds	Tens	Units	Binary	
HEX				F	F
Start				1 1 1 1	1 1 1 1
Shift 1			1	1 1 1 1	1 1 1
Shift 2			1 1	1 1 1 1	1 1
Shift 3			1 1 1	1 1 1 1	1
Add 3			1010	1111	1
Shift 4		1	0101	1 1 1 1	
Add 3		1	1000	1 1 1 1	
Shift 5		1 1	0001	1 1 1	
Shift 6		1 1 0	0011	1 1	
Add 3		1001	0011	1 1	
Shift 7	1	0 0 1 0	0 1 1 1	1	
Add 3	1	0010	1010	1	
Shift 8	1 0	0101	0101		
BCD	2	5	5		




## Outline

- Finite State Machine
  - □ Introduce
  - Moore Machine
  - Mealy Machine
- Binary to BCD
- □ LAB 7-1 ~7-3

□ 請使用Verilog HDL描寫出下圖 Mealy machine, 於 Quartus II 模擬訊號波型加以驗證結果。




#### 課堂檢查:




。請設計出一 Mealy machine, 輸入為 X, 輸出為 Z1 和 Z2, 當檢測到 X連續輸入為 111 時, Z1 輸出為 1;當檢測到 X 之輸入順序為 1110時, Z2 輸出為 1。請使用 Verilog HDL 描寫出並於 Quartus Ⅱ 模擬訊號波型加以驗證結果。

#### 課堂檢查:



■ 請使用 Verilog HDL 描寫出將 8-bit binary input 轉成 BCD output, 並於 Quartus II 模擬訊號波型 加以驗證結果。

#### 課堂檢查:



## LAB7

#### 下課前將各Lab繳交至moodle:

上傳verilog.v

波形截圖