數位系統設計實習 Lecture 4 CLA/Sequential Logic

指導老師:陳勇志 教授

實習課助教:黃柏皓

Outline

- □ Verilog 複習:Behavior-Level
- 4-bit Carry Look-ahead Adder
- Sequential Logic
- Latch and Flip-flop
- $_{\Box}$ LAB 4-1 \sim 4-3

Chapter

- □ Verilog 複習: Behavior-Level
- 4-bit Carry Look-ahead Adder
- Sequential Logic
- Latch and Flip-flop
- □ LAB 4-1 ~ 4-3

Recap Behavior Modeling

Gate-level Modeling:

- 每個指令輸出只能1個位元
 - *信號必須是wire資料型態
 - *例如

xor g1(sum,A,B);

and g2(carry,A,B);

Dataflow Modeling:

- 資料流敘述的前後次序不重要。
- *出現在=敘述左邊的信號必須是wire資料型態
- *例如 assign out = A + B;

Behavior Modeling:

- always 方塊內敘述的前後次序很重要。
- *出現在=敘述左邊的信號必須宣告reg 資料型態
- *例如 always@(A,B) //always@(*)

out =
$$A + B$$
;

- *可以用行為來描述電路
- *例如 if 、elseif、case、for loop......等

Recap Behavior Modeling

Initial Statement:


- -從時間 0 開始
- *只執行一次
- *通常用於初始化、監控、波形
- *多個 Initial block會並發執行
- *必須將多個行為語句分組,通常使用關鍵字 begin 和 end

Always Statement :


- -從時間 0 開始
- *以循環方式連續執行always區塊中的語句
- *用於對數位電路中連續重複的活動區塊進行建模
- *必須將多個行為語句分組,通常使用關鍵字 begin 和 end

Recap Behavior Modeling

Combinational



Sequential




Chapter

- □ Verilog 複習: Behavior-Level
- 4-bit Carry Look-ahead Adder
- Sequential Logic
- Latch and Flip-flop
- □ LAB 4-1 ~ 4-3

4-bit Carry Look-ahead Adder


■ 傳統的 ripple carry adder 在做加法時須要等上一級的 carry out 產生後才能繼續下去,對於 16-bit adder, 甚至於 *n*-bits adder 所造成嚴重之 delay。




Ripple Carry Adder

。CLA 就是針對改善 delay 而設計出來的架構, 其想法是希望將所有的進位一次運算完成。

4-bit CLA



4-bit CLA




Carry Look-ahead Generator

Chapter


- □ Verilog 複習: Behavior-Level
- 4-bit Carry Look-ahead Adder
- Sequential Logic
- Latch and Flip-flop
- □ LAB 4-1 ~ 4-3

Sequential Logic

Combinational



Sequential




Sequential Logic

Blocking vs. Nonblocking:

Blocking (=), 具有順序性, 敘述會與先後有關係 (順序處理)

Non-Blocking (<=), 具有同時性, 敘述與先後沒有關係(平行處理)

Blocking:
$$a = in;$$
 $b = a;$
 $c = b;$
 $d = a;$
 $d = a;$



Sequential Logic

Blocking vs. Nonblocking:

```
input In;
reg [3:0] A, B, C;
always @( posedge CLK ) begin
   /* Blocking */ // 有順序執行,同C概念
   A[0] = In; // 1CLK\&A[0] = In
   A[1] = A[0]; // 1CLK&A[1] = A[0] = In
   A[2] = A[1]; // 1CLK&A[2] = A[1] = A[0] = In
  A[3] = A[2]; // 1CLK&A[3] = A[2] = A[1] = A[0] = In
   /* Non-Blocking */ // 同時執行,此範例有資料平移的效果
   B[0] <= In; // 1CLK後B[0]存進In, B[1]存進B[0](存In之前的值)
   B[1] <= B[0]; // 2CLK後B[1]存進In
   B[2] <= B[1]; // 3CLK後B[2]存進In
   B[3] <= B[2]; // 4CLK後B[3]存進In
```


Chapter

- □ Verilog 複習: Behavior-Level
- 4-bit Carry Look-ahead Adder
- Sequential Logic
- Latch and Flip-flop
- □ LAB 4-1 ~ 4-3

Latch 與 Flip-flop 均是數位電路中可以提供位元 狀態儲存的裝置,它可以將邏輯狀態「0」或「1」 存放在裝置內直到位元值需要改變或電源被切 除。

由於有兩個穩定的輸出狀態,所以被稱為雙穩態 電路。


Dlatch:




D latch:

```
module D_latch(D, control, Q);
input D, control;
output Q; //output reg Q;
reg Q;
always @(control or D)
if (control) Q = D;
endmodule
```

Master-slave D Flip-flop :






Characteristic Table of D Flip-flop :

D٠	Q (t + 1)		
0.0	0 (Reset)	4	
1.	1 (Set)₀	the case	

D Flip-flop:


```
module D_FF (D, CLK, Q);
input D, CLK;
output Q; //output reg Q;
reg Q;
always @(negedge CLK)
    Q <= D; //Q = D;
endmodule</pre>
```

JK Flip-flop



(b) Graphic symbol

(a) Circuit diagram





JK Flip-flop 之時序圖

Characteristic Table of JK Flip-flop :

\mathbf{J}_{arrho}	K_{\circ}		Q (t + 1).
0.0	0.	Q(t)	(No change)
0.0	1.	0	(Reset)
1.0	0.0	1	(Set)
1.	1.	Q'(t)	(Complement)

T Flip-flop:





T_{\circ}	Q (t + 1) _e		
0.0	Q(t)	(No change)	
1.0	Q'(t)	(Complement)	

Characteristic Table of T Flip-flop


Chapter

- □ Verilog 複習: Behavior-Level
- 4-bit Carry Look-ahead Adder
- Sequential Logic
- Latch and Flip-flop
- \Box LAB 4-1 \sim 4-3

■ 4-bit Carry Look-ahead Adder, A[3:0]、B[3:0]及C0為輸入,輸出為S[3:0]及C4,請使用Verilog HDL描寫出,並於Quartus II 模擬訊號波型加以驗證結果。

```
input [3:0]A,B;
input CO;
output [3:0]S;
output C4;
```


□課堂檢查



■請寫出含有set及reset之JK正反器(負緣觸發、以behavior方式描述, set與reset跟隨clk動作, set與reset都是等於1時動作)。

JK正反器


□課堂檢查



■ 使用Verilog HDL設計一個4位元具有平行輸入之暫存器,其輸入為D_in[3:0], clk, rst, load,輸出為D_out [3:0](clk為正緣觸發)。

4位元平行輸入之暫存器

□課堂檢查



下課前將各Lab繳交至moodle:

上傳verilog.v

波形截圖