數位系統設計實習 Lecture 2 Verilog HDL (Data Flow-Level)

指導老師:陳勇志 教授

實習課助教:鍾兆鋐

Outline


- Recap Gate-Level
- □ Verilog 描述式: Data Flow-Level
- □ Verilog 基礎語法與使用
- LAB 2-1 and 2-2

Chapter

- Recap Gate-Level
- □ Verilog 描述式: Data Flow-Level
- 。 Verilog 基礎語法與使用
- □ LAB 2-1 and 2-2

Recap Gate-Level


nand4



nand (y, in1, in2, in3, in4);

Gate-Level Modeling

Example code: Full Adder



Chapter

- Recap Gate-Level
- □ Verilog 描述式: Data Flow-Level
- 。 Verilog 基礎語法與使用
- LAB 2-1 and 2-2

Verilog HDL(Data Flow modeling)


```
//Description of fulladder
module fulladder(S, C, A, B, CO);
input A, B, CO;
output S, C;
//Define combinational logic circuit
assign C = (A \& B) | (B \& Ci) | (Ci \& A);
assign S = A ^ B ^ C0;
                          S = A \oplus B \oplus C_i
                            =ABC_i + ABC_i + ABC_i + ABC_i
endmodule
```

 $C_0 = AB + BC_i + C_iA$

根據Truth Table, 能夠知道Cout(C),Sum(S)布林表示式。

A	В	Cin	Cout	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Verilog basic Operator types



Bits vector

□ 宣告 Input / Output 的位元寬度:

input [3:0] A; (宣告4位元長度)

output [3:0] B; (宣告4位元長度)


- wire [0:31] w1; // 32-bit wires with MSB = bit0
- Difference ? [2:0] vs [0:2]

wire [2:0] a = 3'b110; wire [0:2] b = 3'b110;

a[2]MSB	a[1]	a[0]LSB	b[2]LSB	b[1]	b[0]MSB
1	1	0	0	1	1

Data types

- 。信號線代表的四種狀態值: 1, 0, X, Z
 - □ 1:代表信號線在邏輯值1(ON)
 - □ 0:代表信號線在邏輯值0(OFF)



- □ Z:代表信號線在高阻抗(High Impedance)
 - -輸入信號設定此值時,代表此信號為三態閘。
 - -輸出信號出現此值時,代表沒有信號源提供出邏輯值。
- □ X:代表信號線未知(Unknown)
 - -輸入信號設定此值時,代表隨意值(Dont care)
 - -輸出信號出現此值時,代表有兩個以上的信號源提供出不同的邏輯。

Number specification

。明確指定常數值的位元寬度表示法:

EX:

二進制常數值格式:

A = 8'b10101000;

B = 8'b10XX100Z;

十六進制常數值格式:

x = 8'HFF;

y = 8'HZF;

Number specification

EX:

8'hAA //h 十六進位, 八位元 16'd1234 //d 十進制, 十六位元 12'o7777 //o 八進制, 十二位元 4'b1010 //b 二進制, 四位元

*增加可讀性:

16'b0101_1010_1100_0000 (16'h6ac0)

(底線可以適當的使用,但請勿用在最高位元)

16'b__0101_1010_1100_0000 invaild!!

Chapter

- Recap Gate-Level
- □ Verilog 描述式: Data Flow-Level
- □ Verilog 基礎語法與使用
- LAB 2-1 and 2-2


Shift Operator

Conditional Operator

。條件運算子: C語言也有此語法!


```
If a = 0110, b = 0101 then
assign m = (a>b) ? 1 : 0 ; \square m = 1
assign m = (a < b) ? 1 : 0 ; \square m = 0
assign m = (a > = b) ? 1 : 0 ; \square m = 1
assign m = (a \le b) ? 1 : 0 ; \square m = 0
assign m = (a = = b) ? 0 : 1 ; \Box m = 1
assign m = (a!=b) ? 0 : 1 ; \square m = 1
          條件式
```

assign M = S ? A : B;



Recap Module Setup

回顧一下, 上周的 Module 定義與宣告。



Module Instantiation

Connecting ports to external signals

```
    Connecting by ordered list, for example:

module top;
input [3:0] A, B;
                   top-module
input C IN;
output [3:0] SUM;
                                                               calling sub-module
output C OUT;
fulladd4 med (SUM, C_OUT, A, B, C_IN);
                                                                           top
                 可任意取名
endmodule
                                                                          mod
                                                                                  out 1 C
module fulladd4(sum, c out, a, b, c in);
                                                                a
                                                                    in_1
output [3:0] sum;
output c cout;
                                                                b
                                                                                  out_2 d
input [3:0] a, b;
                                                                   in 2
input c in;
                                        sub-module
endmodule
```

Module Instantiation

Connecting ports by name:

```
fulladd4 fa_ordered
(.c_out(C_OUT), .sum(SUM), .b(B), .c_in(C_IN), .a(A));
```


fulladd4 mod (SUM, C OUT, A, B, C IN);


```
module fulladd4(sum, c_out, a, b, c_in);
output [3:0] sum;
output c_cout;
input [3:0] a, b;
input c_in;
endmodule
sub-module
```

Chapter


- Recap Gate-Level
- □ Verilog 描述式: Data Flow-Level
- □ Verilog 基礎語法與使用
- LAB 2-1 and 2-2

。請使用**Data flow的方式**描寫出下圖之邏輯閘,並 於 Quartus Ⅱ 模擬訊號波型加以驗證結果。





請使用Data flow的方式描寫出一2-bit multiplier如下圖所示,並於QuartusⅡ模擬訊號波型加以驗證結果。





Note:

Write "HA" as a sub-module

Hint - HA

HalfAdder





LAB 2

下課前繳交至moodle:

上傳verilog.v

波形截圖