Address	Mode				Da	ata					
UART_SW	R/W	7	6	5	4	3	2	1	0		
0x0000		-	-	-	-	-	-	-	SW		
	SW:0 = UARTを重心計算結果出力として使用 1 = UARTをHost IFとして使用										
VGAOUT_MODE	1	7	6	5	4	3	2	1	0		
0x0001	R/W	_	-	-	-	-	-	-	VGAMD		
	VGAMD : 0 = 2値化画像を出力 1 = Rawデータを出力										
	•						,	_			
THRESHOLD	R/W	7	6	5	4	3	2	1	0		
0x0002		THRESHOLD[7:0]									
		THRESHOLD[7:0] : 2値化のしきい値									
				TTINCOTTO	LD[7.0] . Z						
CURSOR_MODE		7	6	5	4	3	2	1	0		
0x0003	R/W	-	-	-	-	-	-	OUT_SEL	CURMD		
			-		-	-					
	CURMD: 0 = 重心カーソル表示Off, 1 = 重心カーソル表示On OUT_SEL: 0 = S/SX/SYを出力, 1 = S/QSX/QSYを出力(整数部12bit/小数部16bit)										
		OUT_SEL:	0 = S/SX/	SYを出力,]	I = S/QSX/	/QSYを出力	1(整数部12)	oit/小数部10	obit)		
SUM_S[7: 0]		7	6	5	4	3	2	1	0		
0x0004	R/O					S[7: 0]					
					ΣS値						
				T _		T -	1 -	Τ.			
SUM_S[15: 8]	R/O	7	6	5	4 CUM (3	2	1	0		
0x0005					SUIVI_3	S[15: 8]					
					ΣS値						
					- 1,						
SUM_S[15: 8]	R/O	7	6	5	4	3	2	1	0		
0x0006	11,0	-	-	-	-		SUM_S	S[23:16]			
					50/±						
	ΣS値										
_		7	6	5	4	3	2	1	0		
0x0007	R/O	-	-	-	-	-	-	-	-		
L			ļ.	ı	!	!		1			
	Reserved										
							1				
SUM_SX[7: 0]	R/O	7	6	5	4	3	2	1	0		
0x0008	SUM_SX[7: 0]										
		ΣSX値									
						•					

Address	Mode				Da	ata				
SUM_SX[15: 8]	R/O	7	6	5	4	3	2	1	0	
0x0009	11,70		-	•	SUM_S	X[15: 8]	-	•		
	ΣSX値									
			_					T		
SUM_SX[23:16]	R/O	7	6	5	4	3	2	1	0	
0x000A					SUM_S	X[23:16]				
	50//									
	Σ SX値									
CLIM CV[27,24]		7	T	5	Τ 4	1 2	2	1	0	
SUM_SX[27:24] 0x000B	R/O	7	6		4	3		1	0	
0x000B		-	-	-	-		SUIVI_S	X[27:24]		
	ΣSX値									
					2 3 八 但	-				
SUM_SY[7: 0]		7	6	5	T 4	3	2	1	0	
0x000C	R/O	•			1	Y[7: 0]				
	ΣSY値									
SUM_SY[15: 8]	R/O	7	6	5	4	3	2	1	0	
0x000D	R/U		•	•	SUM_S	Y[15: 8]	•	•	'	
					ΣSY値	•				
			T			T	T	Т		
SUM_SY[23:16]	R/O	7	6	5	4	3	2	1	0	
0x000E	SUM_SY[23:16]									
	D 0 V (*)									
					ΣSY値					
SUM_SY[27:24]	 	7	6	5	4	3	2	1	0	
0x000F	R/O	- -	-	-	4	, J		Y[27:24]		
3,0001						l		. [= / . = 1]		
					ΣSY値					
	<u> </u>				,					
Q_SX[7: 0]	D / 2	7	6	5	4	3	2	1	0	
0x0010	R/O		1		Q_SX		I.	I.		
L	<u> </u>									
	$Q_SX.F_SX = \Sigma SX/\Sigma S$									
Q_SX[15: 8]	R/O	7	6	5	4	3	2	1	0	
0x0011	11,0				Q_SX	[15: 8]				
	$Q_SX.F_SX = \Sigma SX/\Sigma S$									

Address	Mode	Mode Data									
Q_SX[23:16]	D/O	7	6	5	4	3	2	1	0		
0x0012	R/O Q_SX[23:16]										
	$Q_SX.F_SX = \Sigma SX/\Sigma S$										
Q_SX[27:24]	 R/O	7	6	5	4	3	2	1	0		
0x0013	1,00	-	-	-	-		Q_SX[[27:24]			
	$Q_SX.F_SX = \Sigma SX/\Sigma S$										
			1	T		· · · · · · · · · · · · · · · · · · ·		1			
Q_SY[7: 0]	R/O -	7	6	5	4	3	2	1	0		
0x0014					Q_SY	[7: 0]					
				Q_S	$Y.F_SY = \Sigma$	LSY/ΣS					
0.00[15.0]		7		T -	I 4			1			
Q_SY[15: 8]	R/O	7	6	5	4 Q_SY	3	2	1	0		
0x0015					Q_51	[12: 0]					
				0.8	$Y.F_SY = \Sigma$	- C V / Σ C			1		
				Q_3	1.1_31 - 2	231/23					
Q_SY[23:16]	1 1	7	6	5	4	3	2	1	0		
0x0016	R/O -	,	0]]				1			
0,0010	Q_SY[23:16]										
				0 S	$Y.F_SY = \Sigma$	SY/ΣS					
											
Q_SY[27:24]	<u> </u>	7	6	5	4	3	2	1	0		
0x0017	R/O	-	-	-	-			[27:24]			
	1 1		1		l						
				Q_S	$Y.F_SY = \Sigma$	SY/ΣS					
F_SX[7: 0]	R/O	7	6	5	4	3	2	1	0		
0x0018					F_SX	[7: 0]					
		$Q_SX.F_SX = \Sigma SX/\Sigma S$									
<u></u>					_						
F_SX[15: 8]	 R/O	7	6	5	4	3	2	1	0		
0x0019	.,, 5				F_SX	[15: 8]					
	$Q_SX = \Sigma SX/\Sigma S$										
-	, , ,		T	<u> </u>		 		1	, ,		
F_SX[19:16]	R/O -	7	6	5	4	3	2	1	0		
0x001A		-	-	-	-		F_SX[[19:16]			
	$Q_SX.F_SX = \Sigma SX/\Sigma S$										

Address	Mode	Mode Data										
-	R/O	7	6	5	4	3	2	1	0			
0x001B	N/U	-	-	-	1	-	-	-	-			
		Reserved										
F_SY[7: 0]	R/O	7	6	5	4	3	2	1	0			
0x001C	.,, 5	F_SY[7: 0]										
		$Q_SY.F_SY = \Sigma SY/\Sigma S$										
= 0.454 = 0.3	1 1		1 .									
F_SY[15: 8]	R/O	7	6	5	4	3	2	1	0			
0x001D		F_SY[15: 8]										
		$Q_SY.F_SY = \Sigma SY/\Sigma S$										
					1.5_31 = 2	231/23						
F_SY[19:16]		7	6	5	4	3	2	1	0			
0x001E	R/0	-	-	-	-			19:16]				
		$Q_SY.F_SY = \Sigma SY/\Sigma S$										
	1											
-	R/O	7	6	5	4	3	2	1	0			
0x001F	11,0	-	-	-	-	-	-	-	-			
		Reserved										