Address	Mode	Data							
UART_SW	R/W	7	6	5	4	3	2	1	0
0x0000		-	-	-	-	-	-	-	SW

SW : 0 = UARTを重心計算結果出力として使用　1 = UARTをHost IFとして使用

Address	Mode	Data							
VGAOUT_MODE	R/W	7	6	5	4	3	2	1	0
0x0001		-	-	-	-	-	-	-	VGAMD

VGAMD : 0 = 2値化画像を出力　1 = Rawデータを出力

Address	Mode	Data							
THRESHOLD	R/W	7	6	5	4	3	2	1	0
0x0002		THRESHOLD[7:0]							

THRESHOLD[7:0] : 2値化のしきい値

Address	Mode	Data							
CURSOR_MODE	R/W	7	6	5	4	3	2	1	0
0x0003		-	-	-	-	-	-	OUT_SEL	CURMD

CURMD : 0 = 重心カーソル表示Off, 1 = 重心カーソル表示On
OUT_SEL : 0 = S/SX/SYを出力, 1 = S/QSX/QSYを出力(整数部12bit/小数部16bit)

Address	Mode	Data							
SUM_S[7: 0]	R/O	7	6	5	4	3	2	1	0
0x0004		SUM_S[7: 0]							

ΣS値

Address	Mode	Data							
SUM_S[15: 8]	R/O	7	6	5	4	3	2	1	0
0x0005		SUM_S[15: 8]							

ΣS値

Address	Mode	Data							
SUM_S[15: 8]	R/O	7	6	5	4	3	2	1	0
0x0006		-	-	-	-	SUM_S[23:16]			

ΣS値

Address	Mode	Data							
-	R/O	7	6	5	4	3	2	1	0
0x0007		-	-	-	-	-	-	-	-

Reserved

Address	Mode	Data							
SUM_SX[7: 0]	R/O	7	6	5	4	3	2	1	0
0x0008		SUM_SX[7: 0]							

ΣSX値

Address	Mode	Data							
SUM_SX[15: 8]	R/O	7	6	5	4	3	2	1	0
0x0009		SUM_SX[15: 8]							

ΣSX値

Address	Mode	Data							
SUM_SX[23:16]	R/O	7	6	5	4	3	2	1	0
0x000A		SUM_SX[23:16]							

ΣSX値

Address	Mode	Data							
SUM_SX[27:24]	R/O	7	6	5	4	3	2	1	0
0x000B		-	-	-	-	SUM_SX[27:24]			

ΣSX値

Address	Mode	Data							
SUM_SY[7: 0]	R/O	7	6	5	4	3	2	1	0
0x000C		SUM_SY[7: 0]							

ΣSY値

Address	Mode	Data							
SUM_SY[15: 8]	R/O	7	6	5	4	3	2	1	0
0x000D		SUM_SY[15: 8]							

ΣSY値

Address	Mode	Data							
SUM_SY[23:16]	R/O	7	6	5	4	3	2	1	0
0x000E		SUM_SY[23:16]							

ΣSY値

Address	Mode	Data							
SUM_SY[27:24]	R/O	7	6	5	4	3	2	1	0
0x000F		-	-	-	-	SUM_SY[27:24]			

ΣSY値

Address	Mode	Data							
Q_SX[7: 0]	R/O	7	6	5	4	3	2	1	0
0x0010		Q_SX[7: 0]							

Q_SX.F_SX = ΣSX/ΣS

Address	Mode	Data							
Q_SX[15: 8]	R/O	7	6	5	4	3	2	1	0
0x0011		Q_SX[15: 8]							

Q_SX.F_SX = ΣSX/ΣS

Address	Mode	Data							
Q_SX[23:16]	R/O	7	6	5	4	3	2	1	0
0x0012		Q_SX[23:16]							

Q_SX.F_SX = ΣSX/ΣS	

Address	Mode	Data							
Q_SX[27:24]	R/O	7	6	5	4	3	2	1	0
0x0013		-	-	-	-	Q_SX[27:24]			

Q_SX.F_SX = ΣSX/ΣS	

Address	Mode	Data							
Q_SY[7: 0]	R/O	7	6	5	4	3	2	1	0
0x0014		Q_SY[7: 0]							

Q_SY.F_SY = ΣSY/ΣS	

Address	Mode	Data							
Q_SY[15: 8]	R/O	7	6	5	4	3	2	1	0
0x0015		Q_SY[15: 8]							

Q_SY.F_SY = ΣSY/ΣS	

Address	Mode	Data							
Q_SY[23:16]	R/O	7	6	5	4	3	2	1	0
0x0016		Q_SY[23:16]							

Q_SY.F_SY = ΣSY/ΣS	

Address	Mode	Data							
Q_SY[27:24]	R/O	7	6	5	4	3	2	1	0
0x0017		-	-	-	-	Q_SY[27:24]			

Q_SY.F_SY = ΣSY/ΣS	

Address	Mode	Data							
F_SX[7: 0]	R/O	7	6	5	4	3	2	1	0
0x0018		F_SX[7: 0]							

Q_SX.F_SX = ΣSX/ΣS	

Address	Mode	Data							
F_SX[15: 8]	R/O	7	6	5	4	3	2	1	0
0x0019		F_SX[15: 8]							

Q_SX = ΣSX/ΣS	

Address	Mode	Data							
F_SX[19:16]	R/O	7	6	5	4	3	2	1	0
0x001A		-	-	-	-	F_SX[19:16]			

Q_SX.F_SX = ΣSX/ΣS	

Address	Mode	Data							
-	R/O	7	6	5	4	3	2	1	0
0x001B		-	-	-	-	-	-	-	-

Reserved

Address	Mode	Data							
F_SY[7: 0]	R/O	7	6	5	4	3	2	1	0
0x001C		F_SY[7: 0]							

Q_SY.F_SY = Σ SY/Σ S

Address	Mode	Data							
F_SY[15: 8]	R/O	7	6	5	4	3	2	1	0
0x001D		F_SY[15: 8]							

Q_SY.F_SY = Σ SY/Σ S

Address	Mode	Data							
F_SY[19:16]	R/O	7	6	5	4	3	2	1	0
0x001E		-	-	-	-	F_SY[19:16]			

Q_SY.F_SY = Σ SY/Σ S

Address	Mode	Data							
-	R/O	7	6	5	4	3	2	1	0
0x001F		-	-	-	-	-	-	-	-

Reserved