



Design review report

Code:	AE-33285	
Rev:	5	
Date:	2021-02-01	
Page:	1/6	

Approval:	Global Application Engineering Manager Massimiliano Lonzar	
Approval:	Design Services Manager Fabio Deperini, Prashanth Reddy	
Author:	Technical Support Engineer Alessandro Littarru, Chandra Shekar N, Harinadha Reddy C	

DISCLAIMER

The contents are confidential and any disclosure to persons other than the officers, employees, agents or subcontractors of the owner or licensee of this document, without the prior written consent of Telit, is strictly prohibited. Telit makes every effort to ensure the quality of the information it makes available. Notwithstanding the foregoing, Telit does not make any warranty as to the information contained herein, and does not accept any liability for any injury, loss or damage of any kind incurred by use of or reliance upon the information. Telit disclaims any and all responsibility for the application of the devices characterized in this document, and notes that the application of the device must comply with the safety standards of the applicable country, and where applicable, with the relevant wiring rules.

All rights reserved. © 2006-2021 Telit Communications S.p.A.




Design review report

Code:	AE-33285
Rev:	5
Date:	2021-02-01
Page:	2/ 6

Contents

DISCLAIMER	1
1. Scope	3
2. Design review	3
2.1. Schematic review	4
2.1.1. Power supply	4
2.1.2. SIM pins	4
2.1.3. Digital pins	4
2.1.4. Audio pins	4
2.1.5. RF aspects	4
2.2. PCB Layout review	5
2.2.1. General placement	5
2.2.2. RF aspects	5
2.3. General comments	5
3. Quality record	





Design review report

Code:	AE-33285
Rev:	5
Date:	2021-02-01
Page:	3/ 6

1. Scope

Aim of this document is to describe suggestions and corrections that Telit advises to improve Ovoo Electronics B100AA application that integrates Telit GE910-QUAD V3 and BlueMod S50 modules.

2. Design review

Design review is based on the following received documentation:

- Schematic files: B151BA-R2.PDF, B100AA-R4.PDF
- o Gerber file: Gerber Files.
- o Other: Telit Design Review R04 (Schematic).PDF

Summary Tables:

Schematic Review	Р	F	1	MI	N/A
Power Supply	V				
SIM Pins	V				
Digital Pins	V				
Audio					V
RF				V	

PCB Layout Review	P	F	1	MI	N/A
General Placement		٧			
Antenna Waveguide		٧			
RF Aspects		V			
Audio Aspects					

P: Pass; F: Fail; I: Improvements possible; MI: Missing Information; N/A: Not Applicable

The following symbols will be used throughout the Design Review to indicate:

- ✓ OK: No design changes are required.
- Tip: information or possible improvement, not mandatory but recommended.
- ⚠ Warning: if you don't follow the recommendation there's a risk of malfunctioning or issues during the homologation phase, strongly recommended.
- Error: it's mandatory to follow the recommendation otherwise the module could be damaged or could not work properly or there's high probability of facing issues during the homologation phase.
- ? Missing Information: some relevant information is missing therefore the DR cannot be accurate on this item.




Design review report

Code:	AE-33285
Rev:	5
Date:	2021-02-01
Page:	4/ 6

2.1. Schematic review

- 2.1.1. Power supply
 - V Ok.
- 2.1.2. SIM pins
 - V Ok.
- 2.1.3. Digital pins
 - Kindly make sure the BlueMod+S50 UART lines are connected to HOST MCU as shown below,



We recommend placing test points for BOOT0 pin, UART-RXD, UART-TXD, UART-RTS# and UART-CTS#. This will be useful for Regulatory approval purpose.

Test mode# Pin	BOOT0 Pin	Mode
LOW	LOW	Test mode (38400, 8N1)
LOW	HIGH	DTM (19200, 8N1)
HIGH	LOW	Firmware (115200, 8N1)
HIGH	HIGH	Bootloader

For more details on Test Mode, refer BlueMod+S50 HUG section 4.8.

- 2.1.4. Audio pins
 - ✓ N.A.
- 2.1.5. RF aspects



Design review report


Code:	AE-33285
Rev:	5
Date:	2021-02-01
Page:	5/ 6

? Looks the current design is using BlueMod+S50_AP variant. Antenna part number is missing in the schematics.

2.2. PCB Layout review

2.2.1. General placement

Respect all the wiring inhibits regions, as shown in figure below. Remove copper, tracks and VIAs from there.




2.2.2. RF aspects

Your design is not RF proof; the PCB has many tracks exposed creating loops that pick-up RF energy; they can generate high frequency intermodulation harmonics that irradiate very efficiently producing unwanted spurious emissions and furthermore it is lacking in RF decoupling.

Reroute the PCB design to have minimum lines running on external layers, burying the tracks in the inner layers and having all external layers and borders like ground

Power tracks should not run on external layers. We strongly suggest burying power tracks in the inner layers and routing them directly to the component pads by using vias.






Design review report

Code:	AE-33285
Rev:	5
Date:	2021-02-01
Page:	6/ 6

Your RF line is a waveguide with characteristic impedance of about 50 Ohms, but it has not a uniform layout. We remind you that all waveguide parameters (Width, Gap and Height) must remain constant all track long, including the matching network pads otherwise this can lead to characteristic impedance discontinuities.

In your waveguides, width and Gap change in several points along the track introducing discontinuities to the characteristic impedance.

In order to avoid discontinuities, we suggest routing your waveguide as depicted below:



2.3. General comments

Please check and follow Telit Modem Integration Design Guide. Review is related to received application information and the supposed use of it.

3. Quality record

This design review is registered internally in Bugzilla with ID #33285. The customer request is registered internally in Salesforce with ID # 00201737.