Design Rules Verification ReportFilename: C:\Altium Projects\P101CA\Modules\Electronic\[B106AA]\Design Files\Altium\B106AA.PcbDoc

Warnings 0 Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.1mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=50,00ohms) (Max=50,00ohms) (Preferred=50,00ohms)	0
ฟทฟิศ ©ฮิคิริ(rante เพลา) (Max=1.5mm) (Preferred=0.2mm) (All)	0
Width Constraint (Min=0.77mm) (Max=0.77mm) (Preferred=0.77mm) (InNet('ANTENNA_2G'))	0
Width Constraint (Min=0.77mm) (Max=0.77mm) (Preferred=0.77mm)	0
Power Pare Or red Pare Connect (Expansion=0.175mm) (Conductor Width=0.2mm) (Air	0
Minimum Annular Ring (Minimum=0.125mm) (((ObjectKind = 'Pad') OR (ObjectKind = 'Via')) And	0
MAYArum Annular Ring (Minimum=0.125mm) (((ObjectKind = 'Pad') OR (ObjectKind = 'Via')) And	0
Mayalum Annular Ring (Minimum=0.125mm) (All)	0
Hole Size Constraint (Min=0.15mm) (Max=5mm) (All)	0
Hole To Hole Clearance (Gap=0.35mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.08mm) (All),(All)	0
Silk To Solder Mask (Clearance=0.1mm) (IsPad),(All)	0
Silk to Silk (Clearance=0.2mm) (All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Board Clearance Constraint (Gap=0mm) (All)	0
Matched Lengths(Tolerance=5mm) (InNetClass('FOTA Crystal'))	0
Matched Lengths(Tolerance=2.54mm) (InxSignalClass('xSignals_U12_U16_MatchLengthsClass'))	0
Height Constraint (Min=0mm) (Max=25mm) (Prefered=12.5mm) (All)	0
Total	0

Cumartesi 11 Tem 2020 11:34:47 PN Page 1 of 1