

Abstract geometric lines in the top-left corner of the slide, consisting of several white lines of varying lengths and orientations that intersect to form a complex, non-representational pattern.

DESIGN & VERIFICATION OF APB PROTOCOL

Aakash Gupta
[Linkedin](#) | [Github](#)

APB

- ❑ **A**dvanced **P**eripheral **B**us protocol
- ❑ One of the protocols of AMBA1
- ❑ Simple non-pipelined protocol
- ❑ Used for connecting peripherals with low-bandwidth requirements
- ❑ Optimized for minimal power consumption
- ❑ Single Master and multiple Slaves
- ❑ Buses can be upto 32 bits wide
- ❑ Separate buses for read and write but no separate handshake signals. So, data transfer cannot occur on both buses at the same time

Evolution of APB

❑ **AMBA 2 APB specification**

- Referred to as APB2
- Defines 32 bit read and write transfers

❑ **AMBA 3 APB Protocol specification 1.0**

- Referred to as APB3
- Defines Wait States(PREADY) and Error Reporting(PSLVERR)

❑ **AMBA 4 APB Protocol specification 2.0**

- Referred to as APB4
- Defines Transaction Protection(PPROT) and Sparse Data Transfer(PSTRB)



APB:Signals (1)

SIGNAL	DIRECTION	DESCRIPTION
PCLK	Clock source → All APB Blocks	Common clock which times all the transfers on the APB at its positive edge
PRESETn	Reset source → All APB Blocks	Common active LOW reset signal that resets the system bus
PSELx	Master → Slave	Each slave has a select signal. Indicates which slave is selected
PADDR	Master → Slave	32 bits wide Address Bus
PENABLE	Master → Slave	Enable signal that indicates 2nd cycle of a transfer
PWRITE	Master → Slave	HIGH ⇒ Write transfer LOW ⇒ Read transfer

APB:Signals (2)

SIGNAL	DIRECTION	DESCRIPTION
PWDATA	Master → Slave	32 bits wide write data bus which is driven during write cycles when PWRITE is HIGH
PRDATA	Slave → Master	32 bits wide read data bus which is driven during read cycles when PWRITE is LOW
PREADY	Slave → Master	Indicates if the slave is ready for the completion of a transfer. Used from APB3 and onwards
PSLVERR	Slave → Master	Indicates failure of a transfer when asserted HIGH. Used from APB3 and onwards
PPROT	Master → Slave	3 bit bus which indicates protection level of the transaction. Used in APB4
PSTRB	Master → Slave	Byte strobe for write operations. Used in APB4

APB: Master & Slave



APB: Operating states

❑ IDLE


- Default state of APB

❑ SETUP


- When a transfer is necessary, bus moves to SETUP state and selects the appropriate slave by asserting PSELx as HIGH.
- Bus remains in this state for 1 clock cycle and moves to ACCESS state on the next rising edge of the clock.
- During this transition, PADDR, PSELx, PWRITE and PWDATA must be stable.

❑ ACCESS


- PENABLE is asserted HIGH. Depending on the value of PREADY, the next state is decided.



APB:Transfers (1)




APB2 Read transfer




APB2 Write transfer

APB:Transfers (2)




APB Read transfer with wait states




APB Write transfer with wait states

APB:Transfers (3)




APB Read transfer with wait states
and error response



APB Write transfer with wait states
and error response

APB Write Strobes

- ❑ Enables sparse data transfer on write data bus
- ❑ 4-bit signal PSTRB[3:0] - one bit per byte of PWDATA
- ❑ Used only for write operations and ignored for read operations




Byte lane mapping

APB Protection Unit

- ❑ 3-bit signal PPROT[2:0] to indicate protection level of a transaction.

Signal	When LOW	When HIGH
PPROT[0]	Non-privileged access	Privileged access
PPROT[1]	Secure access	Non-secure access
PPROT[2]	Data access	Instruction access

Design & Verification Environment



Design/DUT (1)

```
1 module apb_s
2 (
3     input  pclk,
4     input  presetn,
5     input [31:0] paddr,    // Address bus of size 32-bit
6     input  psel,
7     input  penable,
8     input [7:0] pwrite,    // Write data of size 8-bit
9     input  pwrite,
10
11     output reg [7:0] prdata, // Read data of size 8-bit
12     output reg pready,
13     output  pslverr
14 );
15
16 localparam [1:0] idle = 0, write = 1, read = 2; // As slave FSM has 3-states
17 reg [7:0] mem[16]; // Declared a memory of 8-bit with depth 16 since write and read data busses are of size 8-bit
18 reg [1:0] state, nstate; //declared two state variables, one to hold the reset decoding logic & other to hold the value written by next state decoder
19 bit  addr_err , addv_err, data_err; // addr_range - should be less than 16
20                                     // addr_val - be greater than or equal to 0 (Presence of x or z will be considered as an invalid value)
21                                     // data_val - be greater than or equal to 0 (Presence of x or z will be considered as an invalid value)
22
23 ////////////////////////////////////// reset decoder //////////////////////////////////////
24 always@(posedge pclk, negedge presetn) //to include asynchronous reset, we have both pclk & presetn in the sensitivity list of always block
25 begin
26     if(presetn == 1'b0)
27         state <= idle; // if presetn is low, we will be staying in the idle state.
28     else
29         state <= nstate; // else we will be simply following value provided by next state decoder
30 end
31
32 ////////////////////////////////////// next state , output decoder //////////////////////////////////////
33 always@(*) // this always block, predicts next state and it will also give out value for each output port
34 begin //so we have 3 output port present in our slave i.e. prdata, pready & pslverr. so here we will be writing logic for prdata & pready in this FSM.
35     case(state)
36     idle:
37         begin
38             prdata    = 8'h00; // in idle state prdata & pready both will have a default value of 0
39             pready    = 1'b0;
40
41             if(psel == 1'b1 && pwrite == 1'b1) //we check whether user have started any valid transaction if psel=1
42                 nstate = write; //then based on the value of pwrite i.e if pwrite=1 then we will write the data to the slave
43             else if (psel == 1'b1 && pwrite == 1'b0)
44                 nstate = read; // or if pwrite=0 then we will return the data requested by user.
45             else
46                 nstate = idle; // if any of the above is not true, we will be staying in the idle state.
47         end
48     endcase
49 end
```

Design/DUT (2)

```
48 write: // Since we need to update the memory in write state, we check first that we have a valid second cycle of APB transfer
49 begin
50     if(psel == 1'b1 && penable == 1'b1) // In the second cycle of APB transfer both psel=1 & penable=1
51     begin
52         if(!addr_err && !adv_err && !data_err ) //here we checked that we donot have presence of any error in transaction
53         begin
54             pready = 1'b1; // here we complete an apb transfer by making pready high
55             mem[paddr] = pwrdata; // we also update the memory with the data provided by user on pwrdata bus
56             nstate = idle; // And then we jump to idle state for next transaction
57         end
58         else // else indicates we have a presence of error in the data provided by a user
59         begin
60             nstate = idle;
61             pready = 1'b1; // here we still mark completion of transfer but at the same instance we will also be raising pslverr
62         end
63     end
64 end
65 read:
66 begin
67     if(psel == 1'b1 && penable == 1'b1 ) // here in read state we again check whether we have a valid second cycle of APB transfer
68     begin
69         if(!addr_err && !adv_err && !data_err ) // //here we checked that we donot have presence of any error in transaction
70         begin
71             pready = 1'b1; // here we complete an apb transfer by making pready high
72             prdata = mem[paddr]; //we return the data requested by user
73             nstate = idle; // And then we jump to idle state for next transaction
74         end
75         else // else indicates we have a presence of error
76         begin
77             pready = 1'b1; // here we still mark completion of transfer but at the same instance we will also be raising pslverr
78             prdata = 8'h00; //prdata we are forcing to '0', its not mandatory as per ABP transaction, so we can provide either '0' or 'X'
79             nstate = idle;
80         end
81     end
82 end
83 default :
84 begin
85     nstate = idle; //default value for a state is idle
86     prdata = 8'h00; //default value for prdata is '0'
87     pready = 1'b0; //default value for pready is '0'
88 end
89 endcase
90 end
```

Design/DUT (3)

```
91 ////////////////////////////////////////////////// checking valid values of address ////////////////////////////////////////////
92 reg av_t = 0;
93 always@()
94 begin
95     if(paddr >= 0) //to detect the presence of an unknown values, we just need to see if paddr>=0, as it will be true in most of the valid values
96         av_t = 1'b0;
97     else //but if it has presence of 'x' or 'z', the logic will trigger making value av_t=1 indicating invalid address & if this is the case, we need to trigger adv_err
98         av_t = 1'b1;
99 end
100
101 ////////////////////////////////////////////////// checking valid values of address ////////////////////////////////////////////
102 reg dv_t = 0;
103 always@()
104 begin
105     if(pwdata >= 0) //to detect the presence of an unknown values, we just need to see if pwdata>=0, as it will be true in most of the valid values
106         dv_t = 1'b0;
107     else //but if it has presence of 'x' or 'z', the logic will trigger making value dv_t=1 indicating invalid address & if this is the case, we need to trigger data_err
108         dv_t = 1'b1;
109 end
110
111 assign addr_err = ((nstate == write || read) && (paddr > 15)) ? 1'b1 : 1'b0; // we wait till we reach the second stage of APB transfer and if paddr>15, then addr_err triggers
112 assign adv_err = (nstate == write || read) ? av_t : 1'b0; // we wait till we reach the second stage of APB transfer, in this case we will simply follow value of av_t else '0'
113 assign data_err = (nstate == write || read) ? dv_t : 1'b0; // we wait till we reach the second stage of APB transfer, in this case we will simply follow value of dv_t else '0'
114 assign pslv_err = (psel == 1'b1 && penable == 1'b1) ? (adv_err || addr_err || data_err) : 1'b0;
115 endmodule
116
117
```


Transaction

```
1 ////////////////////////////////// transaction class //////////////////////////////////
2 class transaction;
3
4     rand bit [31:0] paddr;
5     rand bit [7:0] pwrite;
6     rand bit pslverr;
7     rand bit penable;
8     randc bit pwrite;
9     bit [7:0] prdata;
10    bit pready;
11    bit pslverr;
12
13    constraint addr_c { paddr >= 0; paddr <= 15; } // Added constraint to restrit address within the small range as our memory defined earlier has depth of 16
14    constraint data_c { pwrite >= 0; pwrite <= 255; } // Added constraint to restrit data within the small range
15
16    function void display(input string tag); // Added a user defined method display to display the value of all important data that we require to debug an entire verification enviornment
17        $display("[%0s] : paddr:%0d pwrite:%0d prdata:%0d pslverr:%0b @ %0t",tag,paddr,pwrite, prdata, pslverr,$time);
18    endfunction
19
20 endclass
21
```

Generator

```
22 /////////////////////////////////////////////////////////////////// generator class ///////////////////////////////////////////////////////////////////
23 class generator;
24
25     transaction tr; //transaction object
26     mailbox #(transaction) mbx; // mailbox to send the data to a driver
27     int count = 0; // count is to define the no. of random stimuli that we plan to apply to a DUT
28
29     event nextdrv; ///driver completed task of triggering interface
30     event nextsco; ///scoreboard completed its objective
31     event done; // As soon as we send the required no. of stimuli requested by user, we will be triggering done event to stop our verification enviornment execution
32
33     function new(mailbox #(transaction) mbx); // In custom constructor we will be taking an argument of mailbox working between generator & driver
34     this.mbx = mbx;
35     tr=new();
36     endfunction;
37
38     task run();
39     repeat(count) // started the main task of generator , we call the repeat block with specified count
40     begin
41         assert(tr.randomize()) else $error("Randomization failed"); // called the randomize method, it will generate the random value for all the input ports
42         mbx.put(tr); // used put() method of mailbox to send this data to the driver
43         tr.display("GEN"); // called the display() method with 'GEN' tag, so it will display values of all data members along with tag 'GEN'
44         @(nextdrv); // we wait for driver to complete its operation i.e. application of a stimuli to a DUT
45         @(nextsco); //we also wait till scoreboard completes the process of comparing the response with an expected data
46     end
47     ->done; // As soon as we send the required no. of stimuli requested by user we trigger a done event which leads to termination of our simulation
48     endtask
49
50 endclass
```

Driver (1)

```
52 ////////////////////////////////////////////////////////////////// driver class //////////////////////////////////////////////////////////////////
53 class driver;
54
55     virtual abp_if vif; // driver requires a virtual interface to get an access of a signal to which we will be applying a random stimuli that we receive from generator
56     mailbox #(transaction) mbx; // driver requires mailbox to receive the data from generator
57     transaction dataac; // we also require transaction object to save the data received from a generator
58
59     event nextdrv;
60
61     function new(mailbox #(transaction) mbx);
62     ..     this.mbx = mbx;
63     endfunction;
64
65
66     task reset(); // reset task will apply reset to our DUT
67     vif.presetn <= 1'b0;
68     vif.psel <= 1'b0;
69     vif.penable <= 1'b0;
70     vif.pwdata <= 0;
71     vif.paddr <= 0;
72     vif.pwrite <= 1'b0;
73     repeat(5) @(posedge vif.pclk); // we keep our system reset for 5 edges of a pclk before we remove reset
74     vif.presetn <= 1'b1;
75     $display("[DRV] : RESET DONE");
76     $display("-----");
77 endtask
78
```

Driver (2)

```
79 task run();
80     forever begin
81
82         mbx.get(datac); // we called the get() method to receive the data from the generator
83         @(posedge vif.pclk); // we wait for arrival of a positive edge of a clk
84         if(datac.pwrite == 1) // we will check if it is the write operation
85             begin
86                 vif.psel    <= 1'b1;
87                 vif.penable <= 1'b0;
88                 vif.pwdata  <= datac.pwdata;
89                 vif.paddr   <= datac.paddr;
90                 vif.pwrite  <= 1'b1; // this is how we specify the first cycle of an APB transfer
91                 @(posedge vif.pclk); // then we wait for positive edge of pclk & then we make penable as '1'
92                 vif.penable <= 1'b1; // this marks second cycle of APB transfer
93                 @(posedge vif.pclk);
94                 vif.psel    <= 1'b0;
95                 vif.penable <= 1'b0;
96                 vif.pwrite  <= 1'b0; // So, after completion of an APB transfer we keep psel, penable & pwrite to a default value of '0'
97                 datac.display("DRV"); //display the data that we sent to a DUT, datac is the container where we store the data that we receive from a generator
98                 ->nextdrv;
99             end
100         else if (datac.pwrite == 0) // we will check if it is the read operation
101             begin
102                 vif.psel    <= 1'b1;
103                 vif.penable <= 1'b0;
104                 vif.pwdata  <= 0;
105                 vif.paddr   <= datac.paddr;
106                 vif.pwrite  <= 1'b0; // this is how we specify the first cycle of an APB transfer
107                 @(posedge vif.pclk); // then we wait for positive edge of pclk & then we make penable as '1'
108                 vif.penable <= 1'b1; // this marks second cycle of APB transfer
109                 @(posedge vif.pclk);
110                 vif.psel    <= 1'b0;
111                 vif.penable <= 1'b0;
112                 vif.pwrite  <= 1'b0; // So, after completion of an APB transfer we keep psel, penable & pwrite to a default value of '0'
113                 datac.display("DRV"); //display the data that we sent to a DUT, datac is the container where we store the data that we receive from a generator
114                 ->nextdrv;
115             end
116         end
117     end
118 endtask
119
120 endclass
121
```

Monitor

```
122 ////////////////////////////////////////////////////////////////// monitor class //////////////////////////////////////////////////////////////////
123 class monitor;
124
125     virtual abp_if vif; // In monitor we need to capture the response of DUT, hence we required a virtual interface
126     mailbox #(transaction) mbx; // mailbox to send the data to a scoreboard for comparision
127     transaction tr;
128
129     function new(mailbox #(transaction) mbx);
130         this.mbx = mbx;
131     endfunction;
132
133     task run();
134         tr = new(); // we create an object of transaction
135         forever
136             begin
137                 @(posedge vif.pclk); // we wait for the positive edge of the clock and wait till completion of our transfer
138                 if(vif.pready) // so, APB transfer completion is mark when pready becomes high
139                     begin
140                         tr.pwdata = vif.pwdata;
141                         tr.paddr = vif.paddr;
142                         tr.pwrite = vif.pwrite;
143                         tr.prdata = vif.prdata;
144                         tr.pslverr = vif.pslverr; // After APB transfer completion, we capture all of the data and all of the data is required in a scoreboard to compare with golden response
145                         @(posedge vif.pclk);
146                         tr.display("MON"); // then we trigger the display() method for transaction 'tr' with the tag as 'MON' and send this data to a scoreboard
147                         mbx.put(tr);
148                     end
149             end
150         endtask
151     endclass
152
153
```

Scoreboard

```
154 /////////////////////////////////////////////////////////////////// scoreboard class ///////////////////////////////////////////////////////////////////
155 class scoreboard;
156
157     mailbox #(transaction) mbx;
158     transaction tr;
159     event nextsco;
160
161     bit [7:0] pwwdata[16] = '{default:0}; // Here since we are working on a memory s we have declared an array which is capable of carrying 8-bit data and the depth is 16
162     bit [7:0] rdata;
163     int err = 0; // Added this variable to store an error count
164
165     function new(mailbox #(transaction) mbx);
166     |     this.mbx = mbx;
167     endfunction;
168
169     task run();
170     forever
171     |     begin
172     |         mbx.get(tr); // Here firstly we are recieving the data from monitor
173     |         tr.display("SCO");
174
175     |         if( (tr.pwrite == 1'b1) && (tr.pslverr == 1'b0)) ///write access
176     |         |     begin
177     |         |         pwwdata[tr.paddr] = tr.pwwdata;
178     |         |         $display("[SCO] : DATA STORED DATA : %0d ADDR: %0d",tr.pwwdata, tr.paddr);
179     |         |     end
180     |         else if((tr.pwrite == 1'b0) && (tr.pslverr == 1'b0)) ///read access
181     |         |     begin
182     |         |         rdata = pwwdata[tr.paddr];
183     |         |         if( tr.prdata == rdata)
184     |         |         |     $display("[SCO] : Data Matched");
185     |         |         else // else inditates neither write nor read therefore data is mismatched & therefore error variable is also incremented in this case.
186     |         |         |     begin
187     |         |         |         err++;
188     |         |         |         $display("[SCO] : Data Mismatched");
189     |         |         |     end
190     |         |     end
191     |         else if(tr.pslverr == 1'b1) // if we have an pslverr, then we simply mention the message that SLV ERROR DETECTED
192     |         |     begin
193     |         |         $display("[SCO] : SLV ERROR DETECTED");
194     |         |     end
195     |         $display("-----");
196     |         ->nextsco;
197     |     end
198     endtask
199
200 endclass
201
```


Environment

```
202 ////////////////////////////////////////////////// environment class //////////////////////////////////////
203 class environment;
204
205     generator gen;
206     driver drv;
207     monitor mon;
208     scoreboard sco;
209
210     event nextgd; ///gen -> drv
211     event nextgs; /// gen -> sco
212
213     mailbox #(transaction) gdmbx; ///gen - drv
214     mailbox #(transaction) msmbx; /// mon - sco
215
216     virtual abp_if vif;
217
218     function new(virtual abp_if vif); // As we need to create instance of all of the components in the environment
219     ..
220     ..
221     ..
222
223     msmbx = new();
224     mon = new(msmbx);
225     sco = new(msmbx);
226
227     this.vif = vif;
228     drv.vif = this.vif;
229     mon.vif = this.vif;
230
231     gen.nextsco = nextgs;
232     sco.nextsco = nextgs;
233
234     gen.nextdrv = nextgd;
235     drv.nextdrv = nextgd;
236 endfunction
237
238 task pre_test(); // In pre_test(), we apply reset to our DUT
239 ..
240 ..
241 endtask
242
243 task test(); // In main test(), we will call the main task of generator, driver, monitor & scoreboard
244 ..
245 ..
246 ..
247 ..
248 join_any
249 endtask
250
251 task post_test(); // In post_test(), we will wait till event 'done' is triggered & event 'done' of generator will trigger when we send the requested no. of stimulus (as it depends on count)
252 wait(gen.done.triggered);
253 $display("-----Total number of Mismatch : %0d-----",sco.err); // As 'done' triggers we will be displaying the total no. of mismatch i.e. printing the value of error count in scoreboard
254 $finish();
255 endtask
256
257 task run();
258 ..
259 ..
260 ..
261 endtask
262
263 endclass
264
```

Testbench Module

```
265 ////////////////////////////////////////////////////////////////// testbench module //////////////////////////////////////////////////////////////////
266 module tb;
267
268     abp_if vif(); // We have added an interface, forms the connection of an interface signal to a DUT
269
270     apb_s dut ( vif.pclk, vif.presetn, vif.paddr, vif.psel, vif.penable, vif.pwdata, vif.pwrite, vif.prdata, vif.pready, vif.pslverr );
271
272     initial // Generate the clock
273     begin
274         vif.pclk <= 0;
275     end
276
277     always #10 vif.pclk <= ~vif.pclk;
278
279     environment env;
280
281     initial
282     begin
283         env = new(vif);
284         env.gen.count = 20; // Specified the count of stimuli to be 20
285         env.run(); // Then we just called the main task of an environment
286     end
287
288     initial
289     begin
290         $dumpfile("dump.vcd");
291         $dumpvars;
292     end
293
294 endmodule
```

Design & Verification of APB Protocol Code: [Github](#)



THANK YOU