RTL Design of the 5 Stage Pipelined Architecture of RISC V Processor

Group Number: 4




INDRAPRASTHA INSTITUTE of INFORMATION TECHNOLOGY **DELHI**

Group Members:

- Aakash Gupta MT21150
- Sachi Garg MT21206
- NK Vaishnav MT21157


Explanation for usage of two clocks





RISC-V Architecture with MAC unit





Source: Design of MIPS Processor Supporting MAC with FPGA Munju Lee, Taewoo Han School of Electrical and Electronic Engineering College of Engineering

Pipeline Stages Used



Five stages, one step per stage

• *IF Stage* : Instruction fetch from memory

• ID Stage : Instruction decode & register read

• *EX Stage* : Execute operation or calculate address

• MEM Stage: Access memory operand

• WB Stage : Write result back to register

Instructions Set




11	NSTRUCTION	Functi	on7			Function3		Ор	code
		31-27	26-25	24-20	19-15	14-12	11-7	6-2	1-0
1	AND	00000	00	rs2	rs1	111	rd	01100	11
2	OR	00000	00	rs2	rs1	110	rd	01100	11
3	ADD	00000	00	rs2	rs1	000	rd	01100	11
4	SUB	01000	00	rs2	rs1	000	rd	01100	11
5	ADDI	in	nm[11:0]		rs1	000	rd	00100	11
6	BEQ	offset[12	10:5]	rs2	rs1	000	offset[4:1 11]	11000	11
7	LW	off	set[11:0]		rs1	010	rd	00000	11
8	SW	offset[1	1:5]	rs2	rs1	010	offset[4:0]	01000	11
9	SLL	00000	00	rs2	rs1	001	rd	01100	11
10	SRA	00000	00	rs2	rs1	101	rd	01100	11
11*	MAC	00000	00	rs2	rs1	000	rd	11111	11

Instruction Memory




Instruction memory used in fetch stage to store the instructions to be executed. It has single read port which take 30 bit instruction address input, *instraddr*, and read data from that address onto the read data output, *instrdata*.



Program Counter




Program Counter is a register in computer processor that store the address of the instruction that is being executed at present. And as the instruction being fetched the program counter store the next address of instruction in the sequence



IF ID






Stalling



Stalling is used to avoid hazards associated with the pipelining. But using the stall mechanism increases the delay of the processor therefore to avoid stalling as much as we can, we use bypassing/forwarding.




Forwarding



Forwarding is sufficient to solve RAW data hazards when the result is computed in the Execute stage of


an instruction, because its result can then be forwarded to the Execute stage of the next instruction.



Ν.

Offset Module






Register File



- The 32-element x 32-bit register file has two read ports and one write port.
- The read ports take 5-bit address inputs, rs1 and rs2, each specifying one of $2^5 = 32$ registers as source operands.
- They read the 32-bit register values onto read data outputs *RD1* and *RD2*, respectively.
- The write port takes a 5-bit address input, rd; a 32-bit write data input, indata; a write enable input, we;


and a clock. If the write enable is 1, the register file writes the data into the specified register on the rising edge of the clock.



Control Unit




- Configuring control is one of the first step after decoding the instruction.
- To make CPU implementation simple, RISC-V defines bits [6:0] that needs to be used by control unit. Bit [6:0] defines type of operation and control units configures all multiplexers to set required data flow.



ALU Control




- ALU requires control unit different from actual control unit.
- ALU control unit keeps the architecture modular and makes it easy to include additional instruction types.



ALU





- ALU (Arithmetic logic unit) is a combinational circuit which takes two 32 bit data words
- A and B as input and perform logical and arithmetic operation on A and B and generate 32 bit output



MAC Unit








MAC unit in pipelined RISC-V





Normal Testcase




	Instruction Cycle		1 2	2	3 4	1 5	5 6	6 7	7	8	9	10	11	12	13	14	15	16	17	18	19	9 20
0000000000100010000000110110011	Add R3,R2,R1	F	D	X	M	W																
0000000000000000010001000000011	lw R4,0(R0)		F	D	X	M	W															
0000000110000000000001010010011	addi R5,24(R0)			F	D	X	M	W														
0000000011000000010011000100011	sw R6,12(R0)				F	D	X	M	W													
0000000000000100010001110000011	lw R7,0(R4)					F	D	X	M	W												
0100000000100010000010000110011	sub R8,R2,R1						F	D	X	M	V	/										
11111101010010011000010011100011	beq R19,R20							F	D	X	M	1 1	V									
0000000001000001111010010110011	and R9,R1,R2								F	D	X	I	М	W								
00000000010101111110010100110011	or R10,R15,R5									F	D		X	M	W							
00000001100011001001010110110011	sll R11,R25,R24										F	I	D	X	M	W						
00000001110011101101011000110011	sra R12,R29,R28											I	F	D	X	M	W					
00000000001000001000000001111111	mac R2,R1													F	D	Χ	M	W				
0000000010000001000000001111111	mac R4,R1														F	D	X	M	W			
00000000000000000010011010000011	lw R13,0(R0)															F	D	X	M	W		
00000000000100010000011100110011	add r14,r2,r1																F	D	X	M	W	
01000000100100100000011110110011	sub r15,r4,r9																	F	D	Χ	M	W
		WEST		-		191	Wa		- 88		-						232					

Name	Value	0 ns	20 ns	40 ns	60 ns	80 ns	100 ns	120 ns	140 ns	160 ns	180 ns	200 ns	220 ns	240 ns	260 ns	280 ns	300 -	320 n
¼ dk	0																	
W reset	0																	
₩ PC[31.0]	0000003c	00000	00000004	80000000	0000000e	00000010	00000014	00000018	0000001c	00000020	00000024	00000028	0000002c	00000030	00000034	00000038	0000003e	00000040
₩ instra_31:0	0000003c	00000	00000004	00000008	00000000	00000010	00000014	00000018	0000001c	00000020	00000024	00000028	0000002c	00000030	00000034	00000038	0000003e	00000040
₩ instrd 31:0	010000001	00000	(000000000000	000000011000	00000000110	00000000000	01000000000000	1111111010100	000000000000	000000000000000000000000000000000000000	000000011000	000000011100	(0000000000010	000000000000	00000000000	X 000000000000	X 010000001000	1 / 10000000000000000000000000000000000
W rs1[4:0]	02	00	02	Χ	00		04	02	13	01	O£	X 19	14	(11	X 00	02	X 04
W rs2[4:0]	01	00	01	(00	X 18	X 06	00	01	14	02	0.5) 18	1e	02	X 04	X 00	X 01	09
₩ rd[4:0]	0			0		Х 3	(d	5	12	(7	8	χ :	,	10	X 11	12	Χ	0
₩ out[31:0]	00000000	(0000000	00000003	00000000	00000018	0000000e	00000000	00000001	ttttttt	00000000	00000014	19000000	00000000	00000003	00000001	00000000	00000003
₩ addrd1:0]	00000001		00000000	0	00000003	(00000000	00000018	00000000	00000000	(00000001	*********	00000000	00000012	19000000	00000000	00000003	X 00000001	00000000
₩ wdata31:0	00000000		00000000	0.	00000001	00000000	00000018	00000000	00000000	00000001	00000014	00000002	0000	00T8	000000Te	00000002	X 000	000000
₩ indata(31:0)	00000003	(00000000		00000003	00000000	00000018	0000000c	00000000	00000001	(tttttttt	00000000	00000014	19000000	00000000	00000003	00000001
₩ acc[63:0]	2								0								X	2
forwardA(1:0	0									0	70							
₩ forwar_[1:0]	0									.0				70				
	0													2				
ili stall	0	-																
FF[3131.0	0000001f,0	000000	16,0000001+,00	000014,0000001	e,0000001b,000	00012,00000019,	00000018,00000	00000011,000	00000011,0000	001+,00000010	0000001f,000	00000011,0000	001+,00000010	00000011,000	0000001£,000	00000011,000	X 0000001f,000	000010,00000016

Normal Test Case modeling verification with interpreter

Cycle






Stalling




	Instruction Cycle		1	2	3	4	5	6	7	8	3	9 -	10	11	12	13	14	15	16	17	18	19	20	21
00000000000100010000000110110011	Add R3,R2,R1	F	D	X	M	W	1																	
00000000000000000010001000000011	lw R4,0(R0)		F	D	X	M	W																	
0000000110000000000001010010011	addi R5,24(R0)			F	D	X	M	١	Ν															
0000000011000000010011000100011	sw R6,12(R0)				F	D	X	1	И	W														
00000000000000100010001110000011	lw R7,0(R4)					F	D)	X	M	W													
0100000000100010000010000110011	sub R8,R2,R1						F	[)	X	M	W												
11111101010010011000010011100011	beq R19,R20							F	=	D	X	M	W	1										
00000000001000001111010010110011	and R9,R1,R2									F	D	X	M		W									
00000000010101111110010100110011	or R10,R15,R5										F	D	X		M	W								
00000001100011001001010110110011	sll R11,R25,R24											F	D		X	M	W							
00000001110011101101011000110011	sra R12,R29,R28												F		D	X	M	W						
0000000001000001000000001111111	mac R2,R1														F	D	X	M	W					
000000001000000100000001111111	mac R4,R1															F	D	X	M	W				
0000000000000000010011010000011	lw R13,0(R0)																F	D	X	M	W			
00000000110100010000011100110011	add r14,r2,r13																	F	D	D	X	M	W	
01000000100100100000011110110011	sub r15,r4,r9																		F	F	D	X	M	W
Name Value 0 ns 20 ns 40 ns 60	ns 80 hs	100 3	is.	120 ns		140 :	ns	160 1	ns	180	ns	200 n	15	220 1	25	240 ns		260 ns	28	ns	300 1	os.	320 ns	



Stalling testcase verification with interpreter






Forwarding



Instruction Cycle		1 2	2 3	3 4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Add R3,R2,R1	F	D	X	M	W															
lw R4,0(R0)		F	D	X	M	W														
addi R5,24(R0)			F	D	X	M	W													
sw R6,12(R0)				F	D	X	M	W												
lw R7,0(R4)					F	D	X	M	W											
sub R8,R2,R1						F	D	X	M	W										
beq R19,R20							F	D	X	М	W									
and R9,R1,R2								F	D	X	M	W								
or R10,R9,R5									F	D	X	M	W							
sll R11,R25,R24										F	D	X	M	W						
sra R12,R29,R28	В										F	D	X	M	W					
mac R2,R1												F	D	X	M	W				
mac R4,R1													F	D	X	M	W			
lw R13,0(R0)														F	D	X	M	W		
add r14,r2,r3															F	D	X	M	W	
sub r15,r4,r9																F	D	Χ	M	W




Forwarding testcase verification with <u>interpreter</u>

Cycle

Execute

Write Back





Normal case + Stall + Forwarding




	Instruction Cycle		1	2	3	4	5	6	7	8	9 10	1	1 12	2 1:	3 14	4 15	5 16	3 17	18	19	20	21
0000000000100010000000110110011	Add R3,R2,R1	F	D	X	M	W																
0000000000000000010001000000011	lw R4,0(R0)		F	D	X	M	W															
0000000110000000000001010010011	addi R5,24(R0)			F	D	X	M	W														
0000000011000000010011000100011	sw R6,12(R0)				F	D	X	M	W													
0000000000000010001110000011	lw R7,0(R4)					F	D	X	M	W												
0100000000100010000010000110011	sub R8,R2,R1						F	D	X	M	W											
11111101010010011000010011100011	beq R19,R20							F	D	X	M	W										
0000000001000001111010010110011	and R9,R1,R2								F	D	X	M	W									
00000000010101001110010100110011	or R10,R9,R5									F	D	X	M	W								
000000011000110010010110110011	sll R11,R25,R24										F	D	X	M	W							
00000001110011101101011000110011	sra R12,R29,R28											F	D	X	M	W						
000000000100000100000001111111	mac R2,R1												F	D	X	M	W					
000000001000000100000001111111	mac R4,R1													F	D	X	M	W				
0000000000000000010011010000011	lw R13,0(R0)														F	D	X	М	W			
00000000110100010000011100110011	add r14,r2,r13															F	D	D	Х	М	W	
01000000100100100000011110110011	sub r15,r4,r9																F	F	D	X	M	W
Name Albert 40 mg 50 mg 80 mg	100 = 120		180	0.00	160 **	2	190 64	20	16-	220 50	2.4	0.00	260 wa		0 900	200 80	. S	20 94	240	200	260 ***	

Name	Value	40 ns	60 ns	80 ns	100 ns	120 ns	140 ns	160 ns	180 ns	200 ME	220 ns	240 ns	260 ns	280 ns	300 hs	320 ns	340 ns	360 ns
₩ cik	0		فننت 🗀									فنفنا الما	تنفقا	فنفتنا				
14 reset	15																كا الما	
▶ PC[31:0]	00000000	000000	0000000c	00000010	X 00000014	00000018	0000001e	00000020	00000024	00000028	X 0000002e	00000030	00000034	00000038	X 000	0003e	00000040	00000044
♥ instra31:0	00000000	000000	0000000c	00000010	X 00000014	00000018	0000001e	00000020	00000024	00000028	X 0000002c	00000030	00000034	00000008	000	0003e	00000040	00000044
> ₩ instrd31:0	000000000	000000	000000000110	X 000000000000	X 010000000000	X 111111010100	000000000010	X 0000000000100	(000000011000	000000011100	000000000000000000000000000000000000000	000000000100	(0000000000000	000000001100	0100000001001	001000000011110	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	000000000000000
> ₩ rs1[4:0]	00		.00		X 04	02	13	(oi	Of.	19	1d	Χ	01	00	X	02	X 04) xx
> W rs2[4:0]	00	00	18	06	χ οο	01	14	02	05	18	1e	02	04	00	X	Del	09	XX
₩ rd[4:0]	0:		0	X	X 4	5	12)(7 = 3	8	×	9	10	11	12	X	0	13	14
₩ out[31:0]	00000000	000000	00000000	00000018	X 0000000c	0000000	00000001	(::::::::	00000000	00000011	19000000	0000000	00000003	00000001	X 000	00000	00000002	0000000
● addrd1:0]	00000000	000000	00000003	00000000	X 00000018	00000000	00000000	00000001	11111111	00000000	00000011	19000000	00000000	00000003	00000001	X 000	00000	00000002
₩ wdata 31:0	00000000	000000	00000001	X 00000000	X 00000018	00000006	(00000000	00000001	00000014	00000002	0000	0018	0000001c	0000000Z	X	000	00000	
indata[31:0]	00000000	00	0000000	X 00000003	χ σοσσσσσσ	00000018	00000000	00000000	00000001	X 11111111	00000000	00000014	19000000	00000000	00000003	X 00000001	X 00000000	X 00000004
₩ acc[63:0]	0				TALL .			.0							X		ž	
forwardA[1:0	0																	
forwar[1:0]	0								0							X ż	X i	X 6
	0																**	
₩ stall	0		3.5															
FF[3131:0	0000001f,0	0000001	,00000014,000	00014,0000001e	,00000015,0000	00000011,000	00000011,0000	00010,00000010	00000011,000	00000011,0000	000e,0000001E	00000011,000	00000011,000	00000011,000	00000016,000	00014,00000014	,0000001e,0000	V 0000001f,000

All testcase verification with interpreter





Result



- From the simulation performed it has been seen that the stalling,
 forwarding, branching operation has shown correct functionality using the
 5-stage of pipelining.
- And the forwarding was also performed from the memory and writeback to execution stage.
- Finally MAC unit was also included in the RISC-V architecture using 2stages

Reference



- https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html#ebreak
- https://riscv.org/technical/specifications/
- https://www.sciencedirect.com/topics/computer-science/instruction-memory
- https://www.cs.colostate.edu
- Design of MIPS Processor Supporting MAC with FPGA Munju Lee, Taewoo Han School of Electrical and Electronic Engineering College of Engineering