

Module - II

classmate

Date: _____


Page: _____

Sequential Logical circuit

- * output of a sequential l. circuit not only depend on its present I/p bt also depend on its ~~present~~ I/p o/p state / previous state

$$(C) \quad \text{CLC} + M/y = \text{SLC}$$

(combi. Log. circuit) (memory)




- * There is a feedback connection from ~~memory~~ ^{o/p} to I/p.
- * 2 categories of SLC:
- * Sequential circuit are classified into 2 categories -

1) Asynchronous S.C =

- * A S.Circuit whose behaviour depends upon sequence in which the I/p signal change
→ A.S.C. [no common clock signal].

2) synchronous S.C =



A.s.c whose behaviours can be defined from the knowledge of the signal at discrete instance of time.
(Common clock signal enable)

* 2 types of sequential logic circuit =

a) Edge triggered b) level triggered

It is, when the flip-flop state is changed as the rising or falling of the clock signal passes through a threshold voltage. [edge-trigger work] $\text{edge} \rightarrow \text{true/false}$

It allows you to trigger measurement at some defined point on the input signal like when the signal crosses a volt or when it reaches the mid point of the true/false peak amplitude [level trigger work] $\text{level} \rightarrow \text{true/false}$

→ Latches = (eg for asynchronous s.c)


Latches & flip-flops are bistable

bistable { 0 - off state
1 - on state

memory elements (or) that can store 1 bit of data for as long as the device is powered.

Types:

1) RS latches = (R - reset & S - set)
[It is represented by NAND gate] (active high)




R	S	Q	Q-bar	comment
0	1	1	0	set
1	0	0	1	reset
1	1	0	0	no change
1	1	X	X	avoided

* Raise condition occurs when both IP of RS latches is 1.

* R & S (reset & set) is avoided state when it is R=1 & S=1.


* Here, the IP may varied, then OP will also be varied. Hence it is asynchronous

enable { ON-1
OFF-0



→ RS Latches with enable :

* Enable means when you are giving an ON or OFF Switch to RS Latches.



E	R	S	Q	Q̄	cmnt
0	x	x	0	1	No change
0	x	x	1	0	No change
1	0	0	1	0	set
1	0	0	1	0	No change
1	1	0	0	1	Reset
1	0	0	0	1	No change
1	1	1	x	x	Avoided

→ Flip Flops :

* It is synchronous logical circuit, bcz it contain clock signal.

* Latches

* They are asynchronous.
* It works on the basis of enable IP.
* A Latch sample the IP continuously ~~changes~~ whenever it is enabled.

Flip Flops

* They are synchronous.
* It works on basis of clock pulse.
* A flip flop samples the IPs only at a clock event (rising edge / falling edge)

* Latches are level sensitive (i.e) Latch is sensitive to duration of pulse & can send/receive the data when the switch is ON/OFF.

* They are edge sensitive (i.e) flip flop is sensitive to signal change & not on level.

* Latches ~~are~~ also continuously checks all its IP & correspondingly its IP & correspondingly changes until next signal change.
* A flip flop continuously checks its IPs & correspondingly changes

Changes its o/p only at times determined by clock signal.


At the time determined by clock signal

→ Clocked version of RS Latches =

~~of RS Latches~~

- * It has 3 I/P:
R, S, CP (clock pulse)
- * It has 2 O/P:
Q & \bar{Q}

* Diagram using NOR gate:



* Truth table:


Q_t → present state of particular flip flop
 $S \rightarrow \text{Set}$ $\bar{Q} \rightarrow \text{Reset}$
 $Q_{t+1} \rightarrow Q + R + S$

Q _t	S	R	Q _{t+1}
0	0	0	0 (no change)
0	0	1	0 (reset)
0	1	0	1 (set state)
0	1	1	Indeterminate
1	0	0	1 (no change)
1	0	1	0 (reset)
1	1	0	1 (set state)
1	1	1	Indeterminate

- * If the clock pulse (CP) is 0, the o/p of the circuit cannot change irrespective of values at I/P R & S.
- * when $S=1$ & $R=0$, the RS flip flop moves on to set state ($Q=1$ & $\bar{Q}=0$) on the triggering edge of the CP.
- * when $S=0$ & $R=1$, then RS flip flop moves on to reset state ($Q=0$ & $\bar{Q}=1$) on the triggering edge of the CP.
- * when both S & R are at 0, the o/p does not change from its previous state.
- * An invalid condition exists when both S & R are at 1.
- * K map —

	SR	00	01	11	10
Q_t	$\overline{S}R$	0	1	$\overline{S}R$	$\overline{S}R$
\overline{Q}_t	1	$\overline{S}R$	1	1	1
	1	1	X	X	1

~~logical symbol of~~
logical symbol of flipflop:




~~Flipflop~~ =

* D (data) flipflop is a single IP version of RS flipflop.

* with clocked RS flipflop, the IP combination $R = S = 1$ is forbidden. [$S = 1, R = 1$ - an invalid condition]

* It can be used that $S \neq R$ by connection an inverter b/w

R & S IPs. Now the flipflop has only 1 IP. This IP is \rightarrow ~~the~~ D input.



$S = R = 1$

Q_t	D	Q_{t+1}
0	0	0 (reset)
0	1	1 (set)
1	0	0 (reset)
1	1	1 (set)

Q_t	\overline{Q}_t	D
0	1	1
1	0	0

$\therefore Q_{t+1} = D$

* If the clock pulse is 0, the op of circuit cannot change irrespective of the values at ~~the~~ IP.

FF \rightarrow flip flop

* D flip flop is sample ~~being~~ during the occurrence of a clock transition from 0 to 1.


* If $D=1$, the output of flip flop goes to set state (1), but $D=0$ the output of FF goes to reset state

II JK flip flop =

* It is a refinement of RS FF in that the avoided state of FF is defined in the JK FF.

* If J & K behave like J & K to set & reset the FF.

In JK FF the letter J is cause set & the letter K is for clear/reset.



Q	J	K	Q (n+1)
0	0	0	0 (no change)
0	0	1	0 (reset)
0	1	0	1 (set)
0	1	1	1 (complement)
1	0	0	1 (no change)
1	0	1	0 (reset)
1	1	0	0 (set)
1	1	1	0 (complement)

* Kmap for JK FF =

Q _n \ JK	00	01	11	10
0 J \bar{K}	0	0	1	1
0 $\bar{J}K$	0	0	1	1
1 J \bar{K}	1	1	1	1
1 $\bar{J}K$	1	1	1	1


Q_{n+1} = $\bar{Q}_n J + K Q_n$

Q_{n+1} = $\bar{Q}_n J + K Q_n$

III T Flip flop =

* It is a single flip version of JK FF.
* It is obtained from the JK FF, it

both Jps are tied together as shown -



Q_t	T	Q_{t+1}
0	0	0 (no change)
0	1	1 (complement)
1	0	1 (no change)
1	1	0 (complement)


- * The designation 'T' comes from the ability of the FF to 'toggle' / change state.
- * Regardless of present state of the FF, it assumes the complement state when the CP occurs by Jp T is at logic 1

* K map -

Q_t	0	1
T	0	1
\bar{T}	1	0

$$\therefore Q_{t+1} = \bar{Q}_t T + Q_t \bar{T} = T \oplus Q$$

Logic Symbol -



→ Asynchronous set & clear Jps =


- * The SR, D, JK & T Jps are → Synchronous Jps bcz data on this Jps are transferred to the FF dp only on the triggering edge of CP. (i.e) the data are transferred Synchronously with clock.

* Next Integrated Circuits FF also have Jp changes, at same time dp also changes → Asyn.

Asynchronous IP. This are IP that affect the state of the FF independent of the clock. They are normally labelled preset (PRE) & clear (CLR) or direct set (SD) & direct reset (RD) by some manufacture.

* An active level on the preset IP will set the FF. & an active level on clear IP will reset it.

* A logical symbol for a JK FF with preset & clear IPs is shown below-




→ Master-Slave FF =

* It is constructed from 2 separate FF, 1 FF serves as a master & other as a slave & overall circuit is

referred to as a master slave FF.


* master slave combination can be constructed for any type of FF by adding a clocked RS FF with an inverted clock to form the slave.

* logical diagram of master slave JK FF & its NAND gate implementation, are shown below-



• NAND gate implementation-

master work
slave work



* master slave JK FF consist of a master JK FF (gates 1-4) & slave JK FF (gates 5-8).

* master FF is basically a pulse triggered clock JK FF & the slave FF is edge the same except that it is clocked on the inverted CP. & is controlled by the op of master FF rather than CP (gate 9) is 1.

* when the CP is 0, the op of the master (gate 9) is 1, since the clock input of slave is 1, the slave FF is enabled & op 'Q' = J & Q-bar = J-bar. The master FF is disabled since CP info at the external input J & K

is transmitted to the master FF. & is held there until the edge of CP occurs. ~~at this~~

⇒ Counters = (c)

* A counter is a device which stores (sometimes displays) the no. of times a particular event or process has occurred, often in relation to a clock signal.

* (c) are used in digital electronic device, for counting purpose, they can count specific event happening in the circuit. It is a grp of FF with a clock

* here, state of FF changes with respect to CP.

* Major categories of (c):

1) Asynchronous (c) & 2) Synchronous (c).

1) These counters which do not operate on simultaneous clock.


here, only the 1st FF is externally clock using CP, while the 1st FF for the successive FF will be the OP from a previous FF.

* This means that only a single CP is not driving all the FF in the arrangement of (C)

I A 2-bit Asynchronous counter :

- * A binary asynchronous counter consists of a series connection of complementing FF. (eg → JKFF with $J=K=1$ or TFF) with OP of each FF connected to the CP I/P of the higher order FF.
- * The FF holding the LSB receives the incoming ~~count~~ count pulse.
- * Logical diagram of 2 bit A.C →

$Q_2 \leftarrow Q_1$
(MSB) (LSB)




- * A small circle in the CP I/P (CP) indicates that the FF complements during a transition when the OP to which it is connected goes from 1 to 0.
- * Let initially $Q_1=Q_2=0$, it is seen that $J_1=K_1=1$, hence we edge of 1st CP of edge CP sets the OP of the 1st FF to 1.
- * It is seen that $J_2=K_2=1$

- * when the 1st CP occurs Q_1 raises from 0 to 1 at falling edge (we edge) of the 1st CP. though $Q_2 = K_2 = 1$, the Q_1 of Q_2 remain at 0
- * The -ve edge of 2nd CP reset the 1st FF $Q_1 = 0$. Now as Q_1 is connected to the trigger terminal of 2nd FF Q_2 changes to 1.
- * It is to be noted that if Q_1 is not the CP that initiates changes in the 2nd CP.

- * 2-bit A.C is a sequential circuit that can count up to 4 different states.
- * made up of 2 FF, which are connected together in a chain.
- * CP is applied to 1st FF & Q_1 of 1st FF is used as the CP to 2nd FF.
- * 4 states are —
 - 00 → Both FF are reset
 - 01 → 1st FF is set & 2nd is R
 - 10 → 1st FF is R & 2nd is S
 - 11 → Both FF are S.

II 2-Bit Asynchronous Binary Down Counter =

- * It is a digital circuit that counts down from 11 to 00 in binary.
- * made up of 2 FF each of which can have 2 states.
- * 1st FF is clocked by an external clock signal & 2nd FF is clocked by the Q_1 of 1st FF.
- * circuit work as follows —




- 1) when 1st clock signal is high, the 1st FF is set to 1.
- 2) when clock signal goes low, the 1st FF is reset to 0.
- 3) Q_1 of 1st FF is then used to clock the 2nd FF.
- 4) 2nd FF will change state if and only if

the Q_0 of 1st FF is 0.

- 5) This process continues until the 2nd FF reaches the state 0. At this point the counter will reset & start counting ^{again} from 11 again.

III 4-bit Asynchronous Counter =

- * It is a digital circuit that counts



- It is a sequential circuit that uses 4 DFF to count from 0 to 15.
- Clock TTP of all FF are cascaded, & D TTP of each FF is connected to the state to the Q_0 of 1st FF.
- When clock signal is high, 1st FF changes its state.

IV Asynchronous Decade Counter =

(to represent 10 i.e. 0-9)


- * It is a digital circuit that counts from 0-9 in binary & then resets to 0.
- * made up of 4 FF, each of which can have 2 states — 0 or 1.
- * The clock inputs of all FF are cascaded & D TTP of each FF is connected to logic 1 that means the FF will toggle (i.e. 0 becomes 1 and vice versa) at each active edge of clock signal.
- * clock TTP is connected to the 1st FF.
- * The other FF in counter receives the clock signal TTP from Q_0 of 1st FF.
- * previous FF rather than Q_0 of 1st FF.
- * Q_0, Q_1, Q_2, Q_3 represents the count of ~~each~~ ^{decade} 4 bits Asynchronous counter.

CLK \rightarrow Clock signal

	8	4	2	1
	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

As you can see the counter starts in the state 0000 & then counts upto 1001. At this point the counter will reset to 0000 & start counting again.

With



\rightarrow Problems of Async counters =

1) Propagation Delay of each FF in a Async counter adds up, so overall speed of the counter is limited.

2) Glitch problems:

The propagation delay can also lead to glitch problem, which are brief pulses of the input or signals.

3) Limited clock freq:

Propagation delay & glitch problems limit the max clock freq that an Async counter can operate at. This can be a problem in applications where high speed is required.

4) Race condition = (2. dp to 1 outputs - condition)

It is a situation where 2 or more FF in a counter are trying to change state at the same time ($S=R=1$). So this can cause the counter to count incorrectly.

⇒ Synchronous Counter =

- * It is a type of counter in which all of the FF change state at the same time, in response to a common clock signal.
- * Typically faster & more reliable than ~~any~~ counters.
- * This is bcz the propagation delay of clock signal is shared by all of the FF, so there is no cumulative delay.
- * Additionally the probm of glitches & race condition is lower in syn counter.
- * Adv:
 Disadv:
 High cost, complexity, versatility.

I Ring Counter: [1st FF - 001]



[10101010 connected sequentially]

- * It is a type of counter composed of FF connected into a shift register with the output of last FF fed to the input of the 1st, making a circular / ring structure.

a) Johnson Counter:

[modified version of Ring CO.]

- * Also → modified ring counter designed with a grp of FF where the inverted output from the last FF is connected to the input of 1st FF.
- * Generally it is implemented by using 2 FF / JKFF.
- * Also → an inverse feedback counter / twisted ring counter.




up/down counter. \rightarrow up (0 \rightarrow 06 \rightarrow 11)
down (10 \rightarrow 11 \rightarrow 00)

\rightarrow Shift Registers = Register


used for temporary data storage

Shift registers store and move data in different directions. For example, left shift register moves data to the left and right shift register moves data to the right.

1) Serial Shift Right =



2) Serial Shift Left =



3) Parallel Shift In =

4) Parallel Shift Out =

5) Rotate Right =

6) Rotate Left =

* There are 4 possible modes of operation (types of registers) -

- 1) Serial In Serial Out (SISO)
- 2) Serial In Parallel Out (SIPO)

- 3) Parallel In Parallel Out (PIPO)
- 4) Parallel In Serial Out (PISO)

* Register that permits the movement of data from storage to storage within the register \rightarrow Shift Register.

* 4 possible modes of operation -


- 1) SISO :- queue and received and output
- 2) PIPO :- queue and output
- 3) SIPO :- queue and output

1 SISO :-

This kind of shift register accepts data serially that is, 1 bit at a time over a single line.

It produces the stored input on its output in serial form.

A 4-bit SISO register implemented with DFF -




2) SISO:

This kind of registers also accept data serially (i.e.) 1 bit at a time on a single line.

But the QP is available in parallel, (i.e.) the QP is each stage is available.


Once the data is stored, each bit appears on its respective outline & all bits are available simultaneously.



3) PIPO:

There is 1 in which the data

are loaded in parallel & the register can simultaneously QP all the bits it has stored.



4) PISO:

For a register with parallel data IP the bits are entered simultaneously into their respective stages on parallel lines rather than on a bit by bit basis on 1 line as with serial IP.

Once the data are completely stored in the register, the serial

out is executed in the same manner
as ~~in~~ in PISO shift register