
Module - 3 Basic computer organization Design and Archi von Neymann Architecture c pu IP device Mounit . The von N. Archi- consist of following components -Brain of comp. It is responsible for occuting the just- of a comp It is where the comp stores data & instru. It is + 9n to. 2. e) prem memory & data memory. Input output devices, I to devices allow the comp to

Tool of	* Every comp has its own interview	+ The control then interprets the
Condo	in Menneyy.	heard tex.
EV	Jota Stred in mousson, sugister	well notices the races of however
Same	* A Contractor med an	* The lampanents.
	1 operands:	theory a somether with out they
		* A comp justr is binary code thats
	E do the fugitived op.	The comp to perform a task.
ode	* (antrol unit cloude the opcode	* It is a gap of bots that instructed
11 be 6.	then the longth of opcode wi	
2 40	* Suppose are one hing 64 (26)	Jostr. codes =
	for a gun 2" distinct of"	The state of the s
bits	* It must langist of attent in	comp trong fineshes executing.
imnt	Subtract, multiply, Shift & compl	* cps hereald 8+ps 1. to 4 until the
ada		in memory.
of little		* apu 8 tores the result of op's back
	I on code:	that is stored in memory,
-		* cou performs the op on data
111	0,	whit op" it perform.
		+ ope decodes the just - & determines
each #	+ It is usually + into 2 parts , each	* ICPU betches an . Inst. Jam mem
土		U. V. Archi, working:
N	1	a menitors
1	binery code of aproceeds to executo	eg of I/o deviles - key board, and
THE STATE OF THE S	TOST	enteract with the outside war
T.	opende add tops	
		Character Charac
Control of the last of the las		

	* 3 instr- carle bormat are-
fig: noly - R. (I) I So	2 bits to meaning of the remaining enterinters.
* 15 14 Bill o modes Indivers	Leach bermat has 16 tilg (0-15)].
Boto of of of the processing of	implade Achilliness
15 Ti Ti Add o 12 bits store achievest	Camp instr-:
of I = 1-19 rolivect - suranes reporte and shape and shape.	Children of the control of the contr
to 1 for indisact andress.	
T OF	of code toldiness!
* It uses 12-bus to operate an many	aclothess.
Nox4 -	performed to and part specifies an
) register - " " " "	format. - simplist way to organize a comp is to hue an instr. code format with
chasewite Comments	abe hope in white with the medical about
	The second secon


In I must need a reference to mly so successived by the opt code of the opt code of the instrument but	Specify test to be executed. * Specify test to be executed.		AC -> ACCMMULator chesente
* A suggists is a very small amount of very could in order to speed up its open of the commandy used values. 78 ACLA	* The set of instr is said to be complete if it has pollowing control of shift instr a) Arrithmetic, legical of shift instr b) Instr for moving ato of som mys of processor projectors. c) prism control instr to gether cuerth instr the gether cuerth instr the gether cuerth of the of prosters =	* Remaining 12-5ctt and used to specify the type of To ap test performed * Instr Set completeness:	


* The non of wines will be excessive of each (2) & Ilp of other (2). * Thus common bus movides a porth by manage with a porth	Holds benganary * Holds firsts Holds firsts Hold my address Hold alp data. Hold alp data.	80 12 16	Accumulatox Data (B) Touthurs (B) Adebuss	S JAP BAC Symbol	00, 4
info par 1 (B) to another to be each (B) to The made by the olp of more efficient scheme is the olp movides a path thus common bus. Thus common bus provides a path was memory unit to B.	* * *	80 12 16	03 3 7 7	JAR TR	82,
info par 1 (B) to another to 40 the olp of each (B) to The made by the olp of more efficient scheme is the olp to use a common bus. Thus common bus provides a path was memory unit to B.	* * *	12 16	3 3 7 - 1	JAP TR	
info par 1 (B) to another to be each (B) to the olp of where is the olp to use a common bus. Thus common bus provides a path thus memory unit to B.	*	16	3 7 - 1	AR TR	
the non of wines will be excessive of each (E) to the off other (B). A more efficient scheme is the off use a common bus.	* *	12 16	3 3 - 1	JAC DR Symbol	
The non of works in the of each (B) to use a country but the of the off	*	18	2 - 1	AR TR	
of each (B) to another to by the olp of each (B) to The mode by the olp of each (B) to The mode by the olp	*	16	- 1	J AC JAMES TR	
The non of wives will be excessive of each (B) to are made by the olp	*	16	- 1	JAC DR DR	
The non of wives will be excessive	*	16		AC DR AC	
The non of wives will be excessive	,	16		AC DR	
mly Ex (B). to another Ex Hs	,0	16		AC DR	
into tem 1 B to another to the			100	A) Ac	
		16	The state of the s	Samps Santo	
path must be provided to transfr	*	-		Sampo San Par	
memory unit is a control unit.	A STATE OF THE PARTY OF THE PAR	Spr. 9	NAME	acof.	
[AC, DR, TR, IR, AR, DC, INDR, OUTR)		10 mg	4	10000to	
The basic camp bas 8 (1) -	1 28C +		-		
into form I systm to authr.			Ju.	Of Janu.	
main pringle of bus is to transfer		my the	temporably olusing the ocecution	temp	
bes -		d to a	rugation are used to store data	Er Brit X	
that carry Reme mills it is			from territoround.	otis.	
A wise a collection of	*	are ho	3 of which	spee	
BUS:	moly high	t extren	to) or	HAD S	
ramone sus kystro = or I/o Jus byston	whose Contrits Can be accessed (sund	on te a	to Contacts Co	Salm	
		o semi	trs reposes t	* great *	
me injurish addr of light of the man.					
a -thit - souther - 14th when I was only			(P)		
The state of the s	classouth		sara a forting		





	its through addless into Ac when its the data of Ac Is enguemented.	by engleling the LD I/pi of DR.	lagic xslt are stored 100(4)	ontot	its I lps to the adder I hage condit		(2) they is the Date of Basemate
TR the bus who LD TIP & enaleled.	* IR holds 16 bits to holds Pristry Godes. * who selection the bus. is applied to the bus.	by the I ps INR CLR.	* The holds 16 bits to holds the	3) DR:	from to the buse when LD IP is Evaluated. Evaluated by the TDS TNR CLR.	* who selection the sisting = 010 * who selection the sisting = 010 The De received transless address	Character Charac


* Timing & Control = * Timing for all Registers in the Jasic Comp	s) TR: * theld 16 bits & hold temporary * who selection the bus. * The temporary data from to the bus * The temporary data from to the bus * The (E) consist of 8 bits & hold alpha number into the from the Tip device 18. Shifteel into the from the Tip device 18. Shifteel into the general to the bus * the the into through adder legic usual to the into the output alevice.	
* In micro promed control:	Be sentralled by a moster clack genrator. The all fe registers in the system including the FF & register in the system including the FF & register in the system including the register unless the system including the register are 2 major types of constrol D. Hardwared control Chiquital fether charge is the cubring anceing values change in the cubring anceing values change in the cubring alerign has to be modified.	











* home we also fetching 3 and instr- (intuis eg) Ri Rz x.	ADD $R_{2,c},D$ $R_{2} \leftarrow M[c] + M[D]$ MUL X_{1},R_{1},R_{2} $M[X] \leftarrow R_{1} * R_{2}$.	(R, see) R, (A) B R, (MEA) + M[B]. (R, see) R, (R, B) R, (MEA) + M[B]. (R, see) R, (R, see	* 9+ X=(A+B) * (C+D)	y o " (no and, 86" stock is used)	3) 1 " " (to fetch 3 ad)	RSet My 3302	Epopole Rauto
					MON X, R, MESON'S HORE ONLY WILL WILL WILL WILL	RIA RIA	egy X=(A+B) * (c+p)