

# Module - 3


classmate

Date \_\_\_\_\_

Page \_\_\_\_\_

## Basic computer organization Design and ~~Arch~~ von Neumann Architecture

---



The von N. Archi- consist of following components —

1) CPU :-

Brain of comp. It is responsible for executing the inst- of a comp prgm.

2) memory :-

It is where the comp stores data & instn. It is ÷ into 2 —

a) prgm memory & data memory.

b) Input/output devices.

I/O devices allow the comp to




Interact with the outside world  
eg of I/O devices - keyboard, mouse, monitors

### V.N. Archi. - working :

- \* CPU fetches an instr. from memory
- \* CPU decodes the instr. & determines what op it performs.
- \* CPU performs the op & on data that is stored in memory.
- \* CPU stores the result of op back in memory.
- \* CPU repeats steps 1 to 4 until the comp prog finishes executing.

### ⇒ Instr. codes =

- \* It is a grp of bits that instructs the comp to perform a task.
- \* A comp instr. is binary code that specifies a sequence micro op's for the components.
- \* The comp reads each instr. from memory & places it in a control register.
- \* The control then interprets the



inst

binary code of & proceeds to execute it by issuing a sequence of micro ops.


- \* It is usually  $\div$  into 2 parts, each having its own interpretation -
  - 1) op code (opcode)
  - 2) operands

### I op code :

- \* op code of an instr. is a grp of bits that define each op such as add, subtract, multiply, shift & complement
- \* It must consist of atleast  $n$  bits for a given  $2^n$  distinct ops
- \* Suppose we are having 64 ( $2^6$ ) ops then the length of opcode will be 6.
- \* Control unit decodes the opcode & do the required ops.

### II operands :

- \* op must be performed on some data stored in processor, register / in memory.
- \* Every comp has its own instr code






format.


\* Simplest way to organize a Comp is to have an instr. code format with 2 parts.

\* 1st part specifies the op<sup>r</sup> to be performed & 2nd part specifies an address.



64 → 2 → 6 bits  
↓  
opcode  
length 6 bits  
op → 6 bits  
Add → 10 bits  
opcode → calculation

→ Comp instr. :



\* Basic comp has 3 instr. code format

[each format has 16 bits (0-15)].

\* opcode part of instr. contains

3 bits meaning of the remaining 13 bits depends on the op<sup>r</sup> code encountered.

\* 3 instr. code format are -

- 1) memory-reference instr.
- 2) Register - "
- 3) I/O op<sup>r</sup>


I Memory-reference instr.:

\* It uses 12-bits to specify an address & 1 bit to specify the addressing mode 'I'.

\* I = 0, for direct address & to 1, for indirect address.

\* opcode = 000 through 110

if I = 0 → direct → direct add range 0000 to 0011  
if I = 1 → indirect → indirect reference range 0011 to 0111



000 to 110 → 0000 to 0011  
non-zero op<sup>r</sup> and format

only - R - (I) mode





fig: only - R - (I)





## II Register - Reference Instn :

- \* They are recognized by the op code
- 11 bits 0 in the left most bit (bit 15) of the instr.
- \* It specifies an op on / a test of the register.
- \* An operand ~~only~~ is not needed, so other 12 bits are used to specify test to be executed.




fig. R. R. Insty.

(add separate assignments or 22

• 1951 2000

[illegible]

R. P. I. madridgo. 4 15<sup>th</sup> dit 0 0000.

### Input-output Instr :

- \* It does not need a reference to m/s if recognized by the op code  
111 results a 1 in the leftmost bit of the insts...

- \* Remaining 12 bits are used to specify the type of I/O op. / test performed





fig: I/O insts...



→ Inst<sub>x</sub>... set completeness:

- \* The set of instr. is said to be complete if it has following categories-
- a) Arithmetic, logical & shift instr.
  - b) Instr. for moving & data movs & processor registers.
  - c) Program control instr. together with instr. that check status condition.
  - d) I/O & O/P instr.


→ Comp Registers =

- \* 4 registers is a very small amount of very ~~small~~<sup>fast</sup> only that is build into the cpu in order to speed up its op<sup>r</sup> by providing ~~the~~ quick access 2 commonly used values.

~~15 Acid~~



(R) - registers



- \* Registers refers to semi cond devices whose contents can be accessed (read or write) at extremely high speed i.e. which are hold there only for temporarily.
- \* Registers are used to store data temporarily during the execution of prog.

Registers Symbol	Register name	No. of bits	Description
1) AC	Accumulator	16	Processor (R)
2) DR	Data (R)	16	Hold only data
3) TR	Temporary (R)	16	Hold temporary data.
4) IR	Instr... (R)	16	Hold Instr... codes.
5) AR	Address (R)	12	Hold only address
6) PC	Program Counter	12	Hold address of next instr...
7) IMPR	Input (R)	8	Hold I/P data.
8) OTR	Output (R)	8	Hold O/P data

Cent cond program instr... - 16 bits (R)  
 int instr... add... - 16 bits (R)  
 PC (R) - 12 bits

⇒ Common Bus System = or I/O bus system

→ Bus :

- \* A wire / a collection of wires that carry large multi bit info → bus

\* Main purpose of bus is to transfer info from 1 system to another.

\* The basic comp has 8 (R) - [AC, DR, TR, IR, AR, PC, IMPR, OTR]

\* Memory unit is a control unit.

\* Path must be provided to transfer info from 1 (R) to another i.e. by only 8 (R).

\* The no. of wires will be excessive if connections are made by the o/p of each (R) i.e. I/P of othr (R).

\* A more efficient scheme is to use a common bus.


\* Thus common bus provides a path by memory unit i.e. (R).



LD → load  
 INR → increment  
 CLR → clear

[E] → enable

Date \_\_\_\_\_  
 Page \_\_\_\_\_





\* Circuit of description:1) AC:

\* The processor register consist of 16 bits IIPs to the address logic circuit come from the ops of AC.

\* They are used to implement register micro op. such as complement & shift the content of AC:

\* Result of this micro op are again transferred to AC. So, an AC is a (R) in which intermediate arithmetic & logic xslt are stored.

\* when selection IIPs  $S_2, S_1, S_0 = 100(4)$  is applied to bus, the processor (R) AC receives its data to the bus by enabling the LD IIPs of DR. (Data (R)), it transfers the content of DR through address into AC when its IIP is enabled.

The data of AC is incremented/clear by the IIPs INR | CLR

2) PC:

\* The PC has 12 bits & it hold

~~the~~ address of next instr.:

\* when selection IIPs  $S_2, S_1, S_0 = 010$  is ~~the~~ applied to the bus.

The PC receives transfers address from 1 to the bus when LD IIP is enabled.

\* The address of PC is incremented or clear by the IIPs INR | CLR.

3) DR:

\* DR holds 16 bits & holds the only data

\* when selection IIPs  $S_2, S_1, S_0 = 011$  is applied to the bus.

\* The data of DR is incremented | CLR by the IIPs INR | CLR.

4) IR:

\* IR holds 16 bits & holds instr. codes.

\* when selection IIPs  $S_2, S_1, S_0 = 000(0)$  is applied to the bus. IR receives instr. codes from 1 to the bus when LD IIP is enabled.



### 5) IR:

- \* Held 16 bits & hold temporary data.
- \* when selection I/p's  $S_2, S_1, S_0 = 110$  is applied to the bus.
- \* The temporary ~~data~~ receives temporary data from the bus.

### 6) INPR

- \* It (R) consist of 8 bits & hold alpha numeric I/p info.
- \* The serial info from the I/p device is shifted into I/p of 8 bit (R) INPR.
- \* when LD I/p of AC is enabled, the 8 bit info of INPR is transferred to the AC through address logic circuit.

### 7) OUTR:

- \* OUTR receives info from AC & transferred to the output device.

### → Timing & Control =

- \* Timing of all registers in the basic comp

- is controlled by a master clock generator.
- \* The clk pulses are applied to all FF & registers in the system including the FF & registers in the CU.
- \* CP ~~can~~ doesn't change the state of a register unless the <sup>control signal</sup> ~~register~~ unless the (R) by a ~~LD~~ (LD, INR, CLR)
- \* There are 2 major types of control organization -

- 1) Hardwired control
- 2) Micro programmed control.

### I Hardwired control:


- \* Here, ~~the~~ control logic is implemented with gates, FF, decoders & other digital circuit.
- \* It can be optimised to produce a faster mode of op.
- \* It requires change in the wiring among various components, if the design has to be modified.

### II Micro programmed control:

- \* In micro programmed organization the control



- Info is stored in a control only.
- \* control only is prepared to initiate the required sequence of opr.
  - \* If the design is modified, the micro program in control only has to be updated.
  - \* control unit for basic comp —






Control logic gates → op<sup>r</sup> perform action  
control o/p 8) 560

Fig: Hardware Control

### \* I/O configuration:

I/O terminal serial terminal comp registers  
interface



If the count is 0 store, FIR should be 0 (no data) else  
if FIR = 1 (has data)

AC stores B, then Inpr is 0 & FIR become 0.  
then 5 + 4 = 9.  
CPU → FIR = 0 (has data), if FIR = 1 (no data)  
then print data (value). then FIR become 0  
after printing B.


### \* Instruction cycle =

1) Fetch an inst<sup>n</sup> from mpy.



- 2) Decode the instr.
  - 3) Read the effective address from memory if the instr. has an indirect address.
  - 4) Execute the instr.
- This cycle repeats indefinitely unless a HALT detection is encountered (3168 instr. execute address 0014 8bps from 0016 means set of instr. program).

(Ans)



(c)

Explain the type of instr. with a suitable diagram?

\* → Addressing Modes = (operand loc address)

- \* Refers to the way in which the operand of an instr. is specified.
- \* A modes specifies a rule for interpreting or modifying the address field of the instr. where the operand is actually executed.

\* Benefits :

- \* To give programming versatility.
- \* To reduce no. of bits.

\* Type of A. modes:

- I. Implied / Implicit A.M
- II. Immediate A.M
- III. Register-direct A.M
- IV. Register-indirect A.M
- V. Direct A.M
- VI. Indirect A.M
- VII. Stack A.M
- VIII. Relative A.M
- IX. Indexed A.M



X Base register A.M.

XI Auto Increment A.M.

XII Auto Decrement A.M.


I Implied / Implicit A.M =

\* operand are specified implicitly in the definition of the instr.

\* eg →

o The Instr. Complement Accumulator is an implied mode Instr.


o ~~base address~~ zero address Instr. (no operands, only opcode) ←



II Immediate A.M =

\* operand is specified instr. explicitly.

\* Instead of address field, an operand field is present that contains the operand.




III Register direct A.M =

\* operand is contained in a register


\* Address field of instr. refers to a CPU register that contains operand.

\* No reference to reg. is required to fetch the operand.



eg →  $AC \leftarrow AC + [R]$



(AC contains value of register value.)



IV Register Indirect A.M =

\* Address field of instr. refers to CPU register that contains the effective address of the operand.


\* Only 1 reference to reg. is required to fetch the operand.






## IV Indirect A.M =

- \* Address field of the instr. specifies the address of the mly location that contains the effective address of opnd.
- \* 2 references to mly are required to fetch the opnd. (2 minimum mly access on 8086).




## V Direct A.M =

- \* Address field of the instr. contains the effective address of the opnd.
- \* only 1 reference to mly is required.
- \* Also  $\rightarrow$  absolute A.M.



## $\Rightarrow$ Stack Addressing Mode =

- \* Here, the opnd is contained at the top of the stack.




## \* Relative A. mode:

Effective Address of operand is obtained by adding the content of PC with the address part of the instr.

$$EA \text{ Address} = \text{content of PC} + \text{Ad. part of instr.}$$


$$\text{Instr. ad} + \text{PC} - 2 \text{ ad} = \text{mly ad} \Rightarrow \text{opnd ad 8/16}$$





## \* Base Register A. mode :

Effective address of operand is obtained by adding cntnt of Base (R) with address part of instr.  
 $\text{Eff. Ad} = \text{cntnt of B.(R)} + \text{Ad. part of instr.}$




## \* Indexed A. mode :

Effective address of the operand is obtained by adding the cntnt of the index (R) with the address part of the instr.  
 $\text{Eff. Ad} = \text{cntnt of Index (R)} + \text{Ad part of instr.}$

classmate  
Date \_\_\_\_\_  
Page \_\_\_\_\_

## \* Auto-Increment A. mode : (Automatic only)


It is spcl case of (R)-Indirect A. mode where : effective ad of operand = cntnt of (R).



classmate  
Date \_\_\_\_\_  
Page \_\_\_\_\_


## \* Auto-Decrement A. mode :

It is a spcl case of (R)-Indirect A. mode where : effective ad of the operand = cntnt of (R) - 8tp size.





opcode R<sub>auto</sub>



⇒ Instx. Types =

→ No. of address in an instx:

- 1) 3-address instx (to fetch 3 ad)
- 2) 2 " " "
- 3) 1 " " "
- 4) 0 " " (no ad, & stack is used by push/pop)

[1] 3-address instx:

\* eg →  $X = (A+B) * (C+D)$

ADD R<sub>1</sub>, A, B  
(R<sub>1</sub> stores A+B)

ADD R<sub>2</sub>, C, D  
R<sub>2</sub> ← M[C] + M[D]

MUL X, R<sub>1</sub>, R<sub>2</sub>  
M[X] ← R<sub>1</sub> \* R<sub>2</sub>

\* here we are fetching 3 ad instx (in this eg) R<sub>1</sub> R<sub>2</sub> X.

[2] 2-address instx:

eg →  $X = (A+B) * (C+D)$

MOV R<sub>1</sub>, A

ADD R<sub>1</sub>, B

MOV R<sub>2</sub>, C

ADD R<sub>2</sub>, D

MUL R<sub>1</sub>, R<sub>2</sub>

MOV

X, R<sub>1</sub>  
(R<sub>1</sub> stores store result)

R<sub>1</sub> ← M[A]

(Ans only - 232 value R<sub>1</sub> - store mov)

R<sub>1</sub> ← R<sub>1</sub> + M[B] (Ans)

R<sub>2</sub> ← M[C]

R<sub>2</sub> ← R<sub>2</sub> + M[D]

R<sub>1</sub> ← R<sub>1</sub> \* R<sub>2</sub>

(Ans only 2 value and 180 R<sub>1</sub>, R<sub>2</sub>)

M[X][R<sub>1</sub>]