

## Module II

### Basics of Assembly Language.

⇒ Instruction: opcode and Mnemonic =

I


- \* Inst - is a binary pattern representing a basic operation that can be designed inside a MP to perform a specific ().
- \* Collection of such basic operations supplied by a MP → Inst. set of MP.
- \* Inst. Set determines wht ()s the MP can perform.
- \* Each inst. in an inst. set has 2 parts:
  - operation code (opcode) & operand.
  - operand part of inst. specifies the task to be performed by the MP.
  - opcode of 8085 MP can specify basic operations like data transfer operations, arithmetic operations, branch & loop operations, etc.
- \* operand part of inst. specifies the data to be operated on.
- \* Various techniques to specify data for inst in 8085 MP are -
  - a) 8-bit / 16-bit may be directly given in the inst. itself.
  - b) Address of memory location, I/O port (I/O address) may be given in inst. itself.
  - c) Same inst. specifying 2 (s).
  - d) In same inst., data is implied.
- \* Due to different ways of specifying data for inst., the machine codes of all inst. are not of same length.
- \* In 8085 MP, inst. may be 1-byte, 2-byte, 3-byte in length.

- \* Assembly lang uses a mnemonic to represent each low-level machine inst. (opcode) & also each architectural (R), flag, etc.
- \* Mnemonic is an abbreviation for a machine lang operation.
- \* Each mnemonic inst. typically consists of a mnemonic opcode & zero / more symbolic operands.
- \* Assembly lang usually has 1 statement per machine inst. (i.e. Bcz assembly inst. depends on machine code inst., every assembler has its own assembly lang.
- \* A lang also → symbolic machine code.
- \* 8085 MP has 80 basic inst. & 246 variations in these inst....

⇒ Instruction format of 8085 =

- \* Specific info fields of an inst. include -
  - a) operation code = specifies the operation to be performed.
  - operation is specified by binary code, hence the name operation code.
  - eg → for 8085 processor, operation code for ADD: B inst. is 80 H.
- b) Source / Destination operand =
  - It directly specifies the source / destination operand for the inst.
  - eg → MOV A, B → B (R) contents as a source operand & A (R) contents as a destination operand. Bcz this inst. copies the contents of (R) B to (R) A.

- Data in 8085 is stored in the form of 8-bit binary integers -



- In 8085, bit 0 is referred to as LSB & bit 7 is referred to as MSB.
- 8085 instn may be 1, 2, 3 byte in length.

⇒ Addressing mode of 8085 =

- There are different techniques by which the data / address of the data to be operated upon may be specified in an instn. This is different technique → A mode.
- 5 types.

(1) Direct Addressing

- Address of the operand is explicitly specified within the instn itself.

- All instn are 3 byte length IN & OUT instn are 2 byte long.

\* eg → LDA 8000H.  
STA 8000H  
IN 02H  
OUT 01H

(2) Register Addressing

- Instn specifies the (R) in which the data is located.

- All instn are 1 byte.

\* eg → ANA B  
MOV A, B  
ADD B  
SUB D

- LDA 8000H = Transfer the contents in memory location 8000H to ACC.

- STA 8000H = Store the contents of ACC in memory location 8000H.

- IN 02H = Read 8-bit data from port with address 02H to ACC.

- OUT 01H = output 8-bit data from ACC to port with address 01H.

- MOV A, B = Move contents of B to ACC.

- ADD B = Add contents of B to ACC.

- ANA B = AND contents of B with ACC.

(3) Indirect (R)

- Instn specifies a (R) pair which contains the memory address where the data is located.

\* eg → MOV A, M  
ADD M  
SUB M  
DCR M

(4) Immediate (A)

- Operand is specified in instn itself.
- Data either an 8-bit quantity or a 16-bit quantity.

\* eg → MVI A, 62H.  
LXI H, 8150H.  
ADI 38H.  
SUI 38H.  
ANI 21H.

- MOV A, M = Move contents of memory location where address is in H & L (R) to ACC.

- ADD M = Add the contents of memory location where add. is in H & L (R) to ACC.

- SUB M = Subtract ... the L (R) from ACC.





\*  $MOV R, M$  = Movement the contents in memory  
value add. is in  $H \& L(R)$  by 1.

\*  $MVI A, 62H$  = Move data 62H to ACC

\*  $LXI H, 8150H$  = Load HL pair with  
data 8150H.

\*  $ADI 38H$  = Add data 38H to ACC

\*  $SUI 38H$  = Subtract data 38H from ACC

\*  $ANL 21H$  = AND data 21H with  
the contents of ACC.

### (5) Implicit Addressing =

\* In all a logic inst. that require

2 operands, 1 operand is assumed to be  
in the ACC. Nothing is not explicit  
in the inst. but it is implied.

This type of addressing where the  
opcode does not specify operand  
explicitly but it is implied  $\rightarrow$  I.A mode

\* eg  $\rightarrow$

$RLC$  = Rotate the contents of ACC

$RRC$  = Rotate the contents of ACC


right by 1 position.

$CMA$  = Complement the contents of ACC.

### $\Rightarrow$ Instruction Set =

\* Inst. is a binary pattern entered through  
an input device in memory to command

Size of memory  $\rightarrow$  16 bit  
"  $R(R)$   $\rightarrow$  8 bit.



the  $M$  to perform that specific  $(R)$ .

\* 8 bit  $M$  can have  $2^8 = 256$  combinations  
of bit patterns.

\* 8085 uses 246 combinations & represent 74 inst.

\* These 74 different inst.  $\rightarrow$  instruction set.

\* Inst. classification - (5 types)

a) Data transfer inst

b) Arithmetic inst

c) Logical inst

d) Branch inst

e) Machine control inst

\* Each inst. has 2 parts:

a) opcode = operation to be performed.

eg =  $ADD$   $508H$ .

b) operand = data to be operated.

eg  $\rightarrow$   $AND$  2, 3, 2003 are operand.

\* Notations used in 8085 for inst.  $\rightarrow$

a)  $M$  = Memory location pointed by  $HL(R)$  pairs

b)  $R$  = 8-bit  $(R)$ .

c)  $R_s$  = Source  $(R)$  (Rm)

d)  $R_d$  = Destination  $(R)$ . (to)

### I) Data transfer inst = (11)

Sub:

\*  $MOV R_d, R_s$

eg =  $MOV$  B, A.


Copy data from source  $(R)$  into destination  $(R)$

\*  $MVI R, 8-bit$

eg =  $MVI$  B, 4FH.

Load 8-bit data into a  $(R)$ .

(Rm)  
F-115.



MULR → move Immediate data to R

\* LXI (R), 16-bit  
 L → Load  
 X → 16-bit  
 I → data.  
 eg = LXI B, 2050H  
 [16-bit → 80] 20H-8 54H-0

\* OUT 8-bit = eg = OUT 01H  
 write data from ACC to output port  
 OUT → output 01 → port address.

\* IN 8-bit = eg = IN 07H.  
 Read data byte from port & store it in ACC.  
 IN → input.

\* LDA 16-bit = eg = LDA 3050H.  
 LD → Load  
 A → ACC.  
 Copy data byte into A from memory specified by 16-bit address.  
 [16-bit → 2020H] A → 3050H  
 Load 02-45H

\* STA 16-bit = eg = STA 2070H.  
 ST → Store  
 A → ACC.  
 [A → 0100H] Store 02-45H


\* LDAX RP = eg = LDAX B.  
 LD → Load  
 A → ACC.  
 X → 16-bit  
 [B → 060 222 data] ACC → 0680 local memory

\* STAX RP = eg = STAX D  
 Store ACC 16-bit  
 RP → (R) pairs.

\* MOV R, M = eg = MOV B, M.  
 memory location → 010 222 data → 0680 B → 0680 move 02-45H

\* MOV M, R =  
 (R) content → 010 222 memory → 0680 move 02-45H  
 eg = MOV M, C.

⇒ Registers =  
 used to store data temporarily during the execution of program.



1) supr = B, C, D, E, H, L } 8-bit (R)  
 user accessible  
 combined as (R) pairs for 16-bit operation.  
 eg → Higher byte → B, lower byte → C.

2) Temporary (R) = W, Z } not accessible for user.  
 8-bit (R).  
 Store data during a 16-bit operation.





Set - 1  
Reset - 0.

3) Sample IP. CR =

a) CR  $A \equiv ACC$

\* Result of a logic operation  
\* Input/output operation.

b) Flag CR = 8-bit CR.



only flag. A.Carry.

1) Wt. CR = used for storing the instructions being executed.

2) 16-bit CR =

a) SP = 16-bit CR used to store address of most recent stack entry.

b) PC = 16-bit address of next instruction to be fetched.

II Arithmetic Instructions = (19)

\* ADD R

eg = ADD B.  
content of B + content of ACC  
eg result stored in ACC.

\* ADI 8-bit

I → immediate data  
Add 8-bit data to the content of A.

\* ADD M.

eg = ADD M.  
Add content of memory to content of A.  
[memory address is in pair of 2 data + address]

\* ADC R

eg = ADC B  
B (CR) content + ACC (CR) content + carry (previous addition).

\* ACI 8-bit

eg = ACI 37H.  
eg = ADC M.  
Add content of memory to content of A.

\* SUB R

eg = SUB B.

\* SUI 8-bit

eg = SUI 37H  
eg = SUB M.

\* SUB M

\* SBB R

eg = SBB B.

\* SBI 8-bit

eg = SBI 37H  
eg = SBB M.

\* SBB M

R → registers  
R<sub>p</sub> → register pairs.

### Increment

\* INR R eg = INR D.

\* INR M increment the content of (R).  
eg = INR M

HL pairs content +1.

### Decrement

\* DCR R eg = DCR D

\* DCR M eg = DCR M.

### Increment 16-bit data

\* INX R<sub>p</sub> eg = INX R<sub>p</sub>  
X → 16-bit  
Increment the contents of R<sub>p</sub>.  
(base + 1)

### Increment 16-bit data

\* DCX R<sub>p</sub> eg = DCX R<sub>p</sub>.

### add 16-bit data

\* DAD R<sub>p</sub> eg = DAD R<sub>p</sub>.

default { add contents of R<sub>p</sub> to content of HL.  
R<sub>p</sub> & result stored in HL.

### III Logical instns = (19)

#### AND

\* ANA R eg = ANA R

logically AND the content of R with content of A.

\* ANI 8-bit eg = ANI 74H

I → immediate data

logically AND 8-bit data with content of A.

\* ANA M eg = ANA M.

logically AND content of M with content of A.

\* ORA R eg = ORA R

\* ORI 8-bit eg = ORI 74H

\* ORA M eg = ORA M.

\* XRA R eg = XRA R

\* XRI 8-bit eg = XRI 74H

\* XRA M eg = XRA M.

\* CMP R eg = CMP R.

compare the content of R with content of A.  
(subtraction used)

\* CPI 8-bit eg = CPI 34H.

\* CMP M eg = CMP M.

\* STC (Set carry flag)

\* CMC (Complement carry flag)

\* CMA (Complement ACC)

\* RAL (Rotation left) → data 1-bit left shift

\* RAR (Rotation right) → " " right

\* RLC (Rotate left with carry)

\* RRC (Rotate right with carry)

### IV Branch instns = (7)

\* JMP 16-bit address eg = JMP 2050H.

change program sequence to specified memory.

\* JZ 16-bit address eg = JZ 2050H.

(JZ → Jump zero to 16-bit address) if the zero flag is set.





⇒ Addressing modes =

\* The different ways that a  $\mu p$  can access data → A mode

\* 5 A modes.

1) Immediate (A) = (I)

\* 8/16-bit data specified as a part of inst  
\* I indicates immediate A mode.

\* eg → MVI A, 34H

(eg. 2005)  
LXI D, 10FEH } X → 16 bit  
ADI 45H } D & E ⇒ D = 10H, E = FFH  
SUI 37H } → sub.  
ANI 74H } → AND

2) Register (A) = (R)

\* Specifies source operand, destination operand both in 8085 (R).

\* eg → MOV A, B ⇒ (R) B → A (Reg)

ADD C, ADC B, ANA B.

3) Direct (A) = (mem H)

\* 16-bit address of the operand within inst itself

\* eg → LDA 3000H → (3000H mem address) → data & sens load

IN 07H. } input/output

OUT 01H. }

STA 2070H → (8 store 2070H) → store data to memory

(I) → inst

4) Register Indirect (A) = (R<sub>p</sub>)

\* Memory address where the operand located is specified by the content of R<sub>p</sub>

\* eg → LDA B → (X means 16-bit 30R<sub>p</sub>)

MOV M, A.  
STAX B

5) Implicit (A) =

\* opcode specifies the address of operand.  
\* only opcode, no operand.

\* eg → CMA

RAL  
RLC  
STC } opcode.

⇒ Program Control Instr =

\* machine code that are used by machine/in assembly lang by user to command the processor act accordingly.

\* 6 types —

a) Compare (I) = CMP R<sub>1</sub>, R<sub>2</sub>

b) Unconditional Branch (I) = JMP L<sub>2</sub>, MOV R<sub>3</sub>

c) conditional Branch (I) = BE R<sub>1</sub>, R<sub>2</sub>, L<sub>1</sub>

BE

BE → Branch if Equal.  
checks if the contents of 2(R) (R<sub>1</sub>, R<sub>2</sub>) are equal, if they are equal then the program will jump to the address L<sub>1</sub>, if they are not equal the program will continue executing the next inst.



d) Subroutines =

Program fragment that lives in user space, performing a well-defined task.  
eg = CALL and RET.

e) Halting inst = NOP & HALT.

f) Interrupt inst = RESET, TRAP, INTR.

=> Instruction cycle =

\* Time required to execute & fetch an entire instr. -> I-cycle.

\* It consists:

a) Fetch cycle =  
Next inst. is fetched by address stored in PC & stored in the (I) (R).

b) Decode (I) =  
Decodes & interprets the encoded (I) from (I) (R).

c) Reading effective addresses =  
The address given in (I) is read from main memory & required data is fetched.

d) Execution cycle =

\* Consist of memory read (MR), memory write (MW), Input output read (IOR) & input output write (IOW).

e) Machine cycle =

[ Fetch cycle -> 4 t-states  
Execution cycle -> 3 t-states ]


Time required by the IP to complete an operation of accessing memory / input output device -> M-cycle.

\* t-state = 1 time period of  $\phi$  or  $\phi$  AP.  
t-state is measured from the falling edge of 1 clock pulse to the falling edge of next clock pulse.

\* Fetch cycle takes 4 t-states & execution cycle takes 3 t-states.

=> Timing Diagram =

T.T for fetch cycle / opcode fetch =



\* OS = lower bit of address where opcode is stored.  
Multiplexed ad & data bus AD<sub>0</sub>-AD<sub>7</sub> used

\*  $AD_0$  = highest bit of address here opcode is stored.

\*  $AD_1$  = provides signal for multiplexed and data bus


\* 1k signal is high 1, m. address data bus will be used as address 1k signal is low 0, m. address will be used as data bus

\* RD (low active) = 1k signal is high 1, no data is read by  $\mu p$ , 1k signal is low 0, data is written by  $\mu p$ .

\* WR (low active) = 1k signal is high 1, no data is written by  $\mu p$ , 1k signal is low 0, data is written by  $\mu p$ .

\*  $IO/\overline{M}$  (low active) &  $S_{1,50} = 1k$  signal is high 1, operation is performing on input output, 1k signal is low 0, operation is performing on memory.

- Graphical representation represents the execution time taken by each (I) in a graphical format
- Execution time is represented as T-states



=> Memory Read & write machine cycle =

I Memory Read m. cycle. II Memory write m. cycle

\* 8085 executes the memory read cycle to read the contents of R/W memory/ROM.

\* Length of this m. cycle is 3 T-states ( $T_1 - T_3$ ).

\* Here processor places the address on the address bus from the stack pointer,  $\mu p$  R pin / PC & through the read process, reads the data from the addressed memory location.

8085 executes the memory write machine cycle to store the data into data memory.

Length of this m. cycle is 3 T-states ( $T_1 - T_3$ ). Here, processor places the address on address bus from stack pointer /  $\mu p$  R pin & through the write process, stores the data in the addressed memory location.

=> Addressing I/O devices = (2 types)

1) memory mapped I/O

(2) I/O mapped I/O.

(Peripheral mapped I/O)

\* Input/output devices are treated as memory locations & the data is transferred b/w  $\mu p$  & input/output devices.

Input/output devices are mapped to specific input/output ports.

\* Addressing syntax is memory address space

Addressing syntax is I/O address space

\* Accessing memory access multiple bus cycles

I/O access. Single bus cycle.

\* eg -> 8086, ARM

eg -> 8085, 6502



⇒ Assembly lang =

- \* Prgm is a set of inst. arranged in the specific sequence to do the specific task
- \* Instead of using machine codes directly, I may also write a prgm using mnemonic operation codes (called A. lang)
- (Corresponding to the machine codes)
- Such prgm written in A. lang of a  $\mu$  → assembly lang prgm.
- \* Before executing an A. lang prgm that contains containing mnemonic codes must be translated into its equivalent native machine codes using a translator prgm → Assembler.

→ Programs →

1) Store the data byte 52H into memory locations 2000H.

A) 2000H  $\xrightarrow{\text{store 52H}}$  5 2

2) MVI A, 52H.  
STA 2000H.  
HLT.

(STA → store ACC to 2000H)

3) MVI A, 52H.  
LXI H, 2000H.  
MOVI M, 52H.  
HLT

(LXI → load 16-bit data to H)

2) Addition of 2 8-bit no. (20H & 40H)

A) MVI A, 20H.  
MVI B, 40H.  
ADD B  
STA 2000H.  
HLT

(ADD B → perform operation on acc. Note: 2000H)

3) Add the content of m. loc 2000H & replace the result in m. loc 2000H.

A) LXI H, 2000H  
MOV A, M  
INX H  
ADD M  
INX H  
MOV M, A  
HLT

4) Storing of an array of no.

05 → 3041H  
08 → 3042H  
07 → 3043H

03 (total 3 no.) store 3040H.

05	3041H	1 <sup>st</sup> → compare 5 & 48
08	3042H	2 <sup>nd</sup> → compare 8 & 7
07	3043H	Sorted

3041H  
3042H  
3043H

LXI H, 3041H  
MOV A, M  
INX H.  
CMP M  
(A-M)  
05-08 = -03 (Carry ind)  
no change

no change

5) Add 2 8-bit no. (99H & 39H)  
A) 2501H → 99H.  
2502H → 39H.

RSIT 2503H → 99H + 39H = D2H.

1121  
1101 - 13-3D  
0010 - 12-12  
11010010 (D2H)

(2501H) LXI H, 2501H ; Init ad of 1st no in HL pair  
MOV A, M ; Init 1st operand in Acc.  
(2502H) INX H ; increment cnt of HL pair  
ADD M. ; add 1st & 2nd operand.  
INX H ; HL points to 2503H.  
MOV M, A ; Store RSIT at 2503H.  
HLT

6) Subtract 2 bit no. (49H & 32H)  
A) 2501H → 49H.  
2502H → 32H.

RSIT 2503H → 49H - 32H = 17H.

(2501) LXI H, 2501H.

(2502) MOV A, M  
INX H.

SUB M. ; Sub 1st to 2nd operand

2503

INX H  
MOV M, A  
HLT

7) Add 2 16-bit no. (1C15H & 5A87H)  
A) 15 → 2501H  
1C → 2502H

RSIT → 1C15 + 5A87 = 76CCH.

LHLD 2501H ; Init 1st 16-bit no. in HL pair  
XCHG ; save 1st 16-bit no. in DE  
LHLD 2502H ; Init 2nd 16-bit no. in HL pair  
XCHG ; save 2nd 16-bit no. in DE  
XCHG → Exchange.  
(contents of HL pair & DE pair)

LHLD 2503H ; Init 1st 16-bit no. in HL pair  
MOV A, E ; Init lower byte of 1st no.  
E ← A (lower byte of 1st no.)  
ADD L ; Add lower byte of 2nd no. to lower byte of 1st no.  
L ← (R) containing lower byte of 2nd no.

(AHL) ADD L ; Add lower byte of 2nd no. to lower byte of 1st no.  
L ← (R) containing lower byte of 2nd no.

MOV L, A ; RSIT stored in L (R).  
MOV A, D ; Init higher byte of 1st no.  
D ← A (higher byte of 1st no.)

ADC H. ; Add higher byte of 2nd no. to higher byte of 1st no. with carry.  
H ← H + D (higher byte of 2nd no.)

MOV H, A ; RSIT stored in H (R).  
SHLD 2505H ; Store 16-bit RSIT operand in 2505H  
SHLD → Store HL direct

HLT



using DAD (D)

(5) LHL D 2501H ; set 1st 16-bit no.  
 XCHC ; save 1st 16-bit no. in D  
 LHL D 2503H ; set and 16-bit no. in HL  
 DAD D ; Add D to HL  
 SHLD 2505H. ; store 16-bit result in  
 HL. [2505H 4250H]

8) Add content of 2 memory loc.  
 A) 2500H → 7FH  
 2501H → 89H

7FH + 89H = 108H  
 01001001 + 108H = 10001001  
 01001000  
 0108H  
 2502H → 108H  
 2503H → 101H

LX1H, 2500H ; HL points to 2500H.  
 MOV A, M ; get 1st operand  
 INX H ; HL points to 2501H  
 ADD M ; Add 2nd operand  
 INX H ; HL points to 2502H.  
 MOV M, A ; store lower byte of result at 2502H  
 LX1H, 2500H ; initialize higher byte of  
 ADC A ; with five value 00H.  
 INX H ; Add carry in high byte of HL  
 MOV M, A ; HL points to 2503H  
 HLT ; store higher byte of result at 2503H.

9) find 1's complement of 96H.  
 2501H → 96H (10010110)  
 1's complement = 69H (01101001).  
 96H → 2502H → 69H  
 LDA 2501H ; get the no. in ACC.  
 CMA ; take its complement.  
 STA 2502H ; store result in 2502H  
 HLT.

10) find 2's complement of 96.  
 96 → 10010110  
 1's → 01101001  
 69 + 1 = 70  
 2's → 01101010  
 6A  
 LDA 2501H  
 CMA  
 ADI, 01H. ; Add 1 in the no.  
 STA 2502H  
 HLT

11) find larger of 2 no.  
 A) LX1H, 2501H ; get ad of 1st no. in HL pair  
 MOV A, M ; 1st no. in ACC.  
 INX H ; ad. of 2nd no. in HL pair  
 CMP M ; compare 2nd no. with 1st no.  
 JNC AHEAD ; Jump if no carry ahead.

(The processor checks the carry flag to determine whether a carry has occurred in the previous arithmetic op. If no carry has occurred, the processor jumps to location labeled AHEAD in the program.)

In case of smaller  
 we use JC AHEAD  
 in which line

MOV A, M

STA 2503 H

H LT