

Module I

classmate

Date _____
Page _____

MICROPROCESSORS

→ General Architecture of comp =

performs 4 ()s —

- * Accepts the data & instructions as input through an input unit.
- * Stores the data & insⁿ in its memory & retrieves the same data when required.
- * processes the data to convert into useful info.
- * communicates the info as output.

* comp consist of 4 ()ally independent main parts —

- a) Input unit
- b) output unit.
- c) Memory
- (d) central processing unit.






fig: Main units of comp.

a) Input unit =

4 ()s —



classmate



- * Accepts the data & info. from outside world
- * Converts the received analog data into comp acceptable (digital) form.
- * Supply the digital form of data & info to comp for further processing.

b) Output unit =

Units —

- * Accepts the results produced by the comp. (Binary coded form).
- * Convert these binary coded results to human acceptable form.
- * Supply the converted results to outside world

c) Memory =

- * Data to be processed & info required for processing.
- * Intermediate result of processing.

d) CPU =

- * Brain of any comp.
- * Register ALU } major structural comp of CPU

e) Registers =

- * Temporary storage location within CPU where the data fetched from memory can be held.
- * Most comp use several types of registers each assigned to perform a specific task.

- * eg - Accumulator, Program Counter, Memory buffer (B), Instruction (R) etc

f) ALU =


- * It is the place where the actual execution of the info takes place during data processing operation.
- * The type & no. of arithmetic & logic operations that a comp can perform is determined by engineering design of ALU.
- * Almost all ALU's designed to perform - add, sub, multiply & ÷ & logical operations like <, >, =.


g) CU =

- * ~~CU~~ Decodes the info in the instr. register.
- * In general, controls the entire comp by means of timing & control circuit.

h) Buses =

- * Different units of a comp system are interconnected by common parallel signal lines → buses.
- * Buses are physical grp of signal lines that have a related C.
- * It allow for the transfer of electrical signals b/w different parts of comp system.
- * 3 Principal buses in a comp system -
 - a) Data bus = Bus over which data going to & from I/O device memory will flow (bi-directional bus).





b) Address bus =

- * Bus on which addresses going to memory / I/O devices will flow.
- * uni-dir.

c) Control bus =

- * used to send various control signals to & from I/O devices / memory.

* The width of a bus is the no. of signal lines dedicated to transferring info.

* these 3 buses together \rightarrow system bus.

\Rightarrow Introduction to MP =

- * MP is a multi-purpose, programmable, clock driven, registers based electronic that readily binary instrs from a storage device \rightarrow memory, accepts binary data as input & provides processed data & provide rslt as output




fig: Inside & outside of a MP.

- * Fetch = instr taken from memory
- * Decode = understand the instr
- * Execution = execute the instr

* A mp is an imp part of a comp architecture which you will not be able to perform anything on your comp.

* It is a programmable device that takes input performs some arithmetic & logical operation over it & produces the desired output.

* MP performs 3 basic

- perform some arithmetic & logic operations
- data in MP can move from 1 location to another.
- has a programmable counter (pc) register that stores the address of next instr based on the value of pc. mp jumps from 1 location to another & takes decisions.

\Rightarrow Micro comp & micro controllers =

a) micro comp =

defined as small sized & inexpensive

capable of performing floating point arithmetic operations.

has the same architectural blk str that is present on a comp.

b/c of mass production, they are becoming still popular

b) micro controllers =

* has centre of embedded system

* memory & I/O components are internal to it.

* lower cost

* more no. of registers

* requires less instrs

c) microprocessor =

- * Has centre of comp system.
- * Memory & I/O comp are external to it.
- * Higher cost
- * Less no. of registers
- * Requires more instr.

=> n-bit MP =

- * A MP is called n-bit MP depending on size of internal data bus.
- * n-bit MP will have registers that can hold n-bit data.
- * n-bit MP can also be used to perform on larger data.

=> Evolution of MP =

a) 1st Generation (4-bit MP) =

- * Introduced in the yr 1971-1972
- * It was named Intel 4004 & it was a 4-bit processor.
- * was a processor on a single chip.

b) 2nd Generation (8-bit MP) =

- * Introduced in 1973
- * It was 1st 8-bit MP which could perform a. & logic operations on 8-bit word
- * named Intel 8008. & another version was Intel 8088.

c) 3rd Generation (16-bit MP) =

- * Introduced in 1978, which were 16-bit processors with a performance like minicom.

d) 4th Generation (32-bit MP) =

- * Several diff. companies introduced the 32-bit MP, but most popular 1 is the Intel 80386.

e) 5th Generation (64-bit MP) =

- * From 1995 to now we are in 5th gen.
- * After 80586, Intel came out with a new processor namely Pentium processor followed by Pentium pro CPU.





fig = Basic str of microcomp.



→ Basic diagram of microcontroller

⇒ Intel 8085 =

- * It is an 8-bit MP introduced by Intel in 1976
- * It was binary compatible with more famous Intel 8080 bit required less supporting hardware.
- * The 5 in model no. came from the fact that 8085 requires only a +5V (V) power supply rather than the +5V, -5V & +12V supplied the 8080 needed.
- * Main features of 8085 MP -
 - 8-bit MP
 - Manufactured with N-MOS technology.
 - Data bus is a grp of 8 lines D_0-D_7
 - Supports external interrupt request.
 - Has 16-bit PC & 16-bit stack pointer (SP).
 - Requires a signal +5V power supply.

→ 8085 Architecture =

- * refers to actual physical layout of different elements of a MP chip.
- * Architecture is described in terms of
 - a) Pinout Diagram
 - b) Functional block diagram.

Pinout Diagram =

- * The 40 signals of 8085 MP can be classified into 6 grps -
- a) Address Bus =
- * It is a grp of 16 lines generally identified as A_0 to A_{15} .

- * Address Bus = carries address info
- * Data Bus = carries data
- * Control Bus = carries control signals

* Unidirectional - bits flow in 1 dir. (from MP to memory)

- * 8085 use a 16-bit address bus to carry memory address & capable of addressing 64K of memory.

b) Data Bus =

- * grp of 8 lines used for data flow.
- * Bi-dir.
- * Identified as A_1-A_0 .
- * used both as low order address bus as well as the data bus in true multiplexed mode.

⇒ Control & Status Signal =


- * grp of signals include 2 control signals (\overline{RD} & \overline{WR}), 3 status signals (IO/\overline{M} , S_1 , S_0) and 1 spike signal (ALE).
- a) ALE (Address Latch Enable) = the going pulse generated every time the 8085 begins an operation.

b) \overline{RD} (read) =

This active low read signal indicates that the selected memory address is to be read & the data is available on data bus.

c) \overline{WR} (write) =

This active low write signal indicates that the data on data bus is to be written out to selected memory location.



(c) I/O (Input-output memory) = (c) S_1, S_2, S_3, S_4 = These status signals indicate the type of machine cycle.

S_1	S_2	operation
0	0	Fetch
0	1	Decode
1	0	Read
1	1	Write

d) Externally initiated signals =

- * TRAP (input) = non-maskable RESTART - interrupt
- * RST 5.5, RST 6.5 and RST 7.5 (Restart - interrupts - input) = transfer program control to specific memory location. priority order - 7.5, 6.5 & 5.5.
- * INTR (Interrupt request - input) = has least priority among the interrupts.
- * INTA (Interrupt acknowledge - output)
- * HOLD (input) = indicates that an external device is requesting the use of address bus.
- * HOLDA (HOLD acknowledge - output) = indicates that CPU has received the HOLD request.
- * RESET IN (input) = when the signal on this line goes low, PC set 0.
- * RESET OUT (output) = indicates MP is being reset.

- e) Serial I/O ports = 2 Serial transmission
- (1) SID (Signal Input Data)
 - (2) SOD (Signal Output Data)

In serial transmission, data bits are sent out one at a time at a single line, 1 bit at a time.

Functional block diagram of 8085




Fig: Pin out diagram of 8085.

Functional block Diagram of 8085 =

Internal architecture of 8085 -

I Registers =

* Registers are used by mp for temporary storage & manipulation of data & instructions are available in 8085:

1) General purpose (R) (registers) =

* 8085 has 8-bit registers that can be used by the programmer for a variety of purposes

* Also \rightarrow 8-bit register (R) as user can store data in them.

* These (R) are labelled as B, C, D, E & H

* When used in pairs only the combinations B, C, D, E and H are permitted.

2) 8-bit purpose (R) =
3 8-bit purpose (R) =
1) Accumulator = (Acc)

* It is an 8-bit (R) associated with ALU

* (R) A in 8085 is an ACC.

* ACC is extensively used in arithmetic, logic, load & store operations as well as input/output instructions

* All arithmetic & logical operations are performed on ACC contents.

(i.e) 1 of the operand is always taken into the ACC.

* Other operand for an arithmetic/logic operation may be stored either in memory / 1 of the registers.

* Final result of an arithmetic/logical operation is also placed in ACC.

(ii) Flag registers =

* It is an 8-bit (R), in which 5 individual flip-flops serve as status flags:

5. (Sign flag), Z (Zero flag), AC (Auxiliary carry flag), P (Parity flag) and CY (Carry flag)

$D_7, D_6, D_5, D_4, D_3, D_2, D_1, D_0 \leftarrow$ bit position

X \rightarrow unspecified

* The 5 flags are set/reset individually according to the condition which arise during an arithmetic/logical operations.

* If flip-flop for a particular flag is set, it indicates 1, when it is reset, it indicates 0.

(iii) Instruction (R) =

holds the opcode (operation code) of the instruction which is being decoded & executed.

3) 16-bit registers =

a) PC (Program Counter) =

* A program is a sequence of instructions.

* PC is a 16-bit register (R) which at a given time, stores the address of the next instruction to be fetched.

- * PC register act as a pointer to the next inst.
- * MP increments the content of PC (R) after the execution of an inst. So that it points to the address of next inst. in the prog. at the end of the execution of an inst.
- * PC depends on the nature of the inst.

b) SP (Stack pointer) =

- * A stack is a reserved area of the memory where temporary info may be stored.
- * 16-bit SP (R) is used by the program to maintain a stack in the memory
- * SP (R) always holds the address of the top element of data stored in the stack.


1) Temporary (R) = (2 types)

a) Temporary meta (R) =

- * ALU has 2 input - 1 input is supplied by the Acc. R other temp temporary data (R).
- * The program cannot access this temporary data (R).
- * It is internally used for execution of most of the arithmetic logic inst.

b) W and Z (R) =

- * Are temporary (R)
- * used to hold 8-bit data during execution of same inst.
- * These (R) are not available for programs.



II Arithmetic & logic unit

(Short differences b/w registers) →

(R) type	purpose	Size	Eg.
1) CRR	used for storing data & inst.	varies	AX (ACC (R)) BX (Base (R)) CX (Count (R)) DX (Data (R))
2) SPR	used for specific C's within the processor.	varies	PC (R) Flag (R) Inst. (R)

3) 16-bit (R) (Memory R)	used for storing 16-bit data	16 bits	AX, BX, CX, SP, BP (Base pointer), SI (Source index), DI (Destination index)
4) Temporary (R)	used for temporary storage during instruction execution.	various	Temporary Data (R), w, x, y, z (R)

2) Flag (R)	used for storing status info about arithmetic & logical operations	Contains info about the outcome of a logical operation.
3) Inst. (R)	used for storing the inst. currently being executed.	Contains the opcode of the inst. being executed.
4) ALU	Inst. Decoder & Machine cycle encoder =	

2) (R) type	purpose	Function.
1) PC [Program Counter]	Holds the memory address of the next inst. to be executed.	PC increments 1D automatically after each instruction in memory.
2) SP [Stack Pointer]	Holds memory address of the top of the stack	SP increments/decrements automatically. data is pushed/popped from stack.

* processor 1 st takes the opcode of the inst. from memory & stores it in the inst. (R).	* It is then sent to inst. decoder.	* Inst. decoder decodes it & gives the timing and control signals.	* Inst. 8085 executes 7 different types of machine cycle.	* Gives the info about which machine cycle is currently executing in the encoded form on S ₀ , S ₁ & the T ₀ /T ₁ lines.
---	-------------------------------------	--	--	---

3) (R) type	Purpose	Function.
1) ACC.	used for storing intermediate results of arithmetic & logical operations.	used as a default register for arithmetic & logical operations on register.

* 8-bit undiv. bus	* 8-bit bi-dir. bus
* used to drive external high-order addresses bus (A ₁₅ -A ₈)	* used to drive multiplexed address/data bus (i.e) low-order address bus (A ₇ -A ₀) & data bus (D ₇ -D ₀).

iv Increment / decrement address latch =

- * 16-bit (R) is used to increment / decrement contents of PC / SP as a part of execution of instructions.

vii Interrupt control.

- * Processor fetches, decodes & executes instructions in a sequence.
- * After execution of the instructions, the program counter must be transferred to the program which processor was executing before the occurrence of the interrupt condition.

- * The occurrence of the interrupt condition \rightarrow interrupt.
- * I. Control bit has 5 interrupt inputs \rightarrow RST 5.5, RST 6.5, RST 7.5, TRAP & INTR & 1 acknowledge signal INTR.

viii Serial I/O Control =

- * Data transmission in long distance, it is necessary to transmit data bit by bit to reduce the cost of cable.
- * In serial communication, 1 bit is transferred at a time over a single line.
- * 8085's serial I/O provides 2 lines -

- a) SOD = used to transmit serial data from μ to ex. device
- b) SID = used to receive serial data from ex. device

\Rightarrow Memory Interfacing =

- * While executing a program, the μ needs to access memory to read instructions & data stored in memory.
- * Memory has certain signal requirements to write into & read from its registers.
- * Memory Interfacing \rightarrow process involves assigning a circuit that will match the memory requirements with μ signals.
- * eg \rightarrow R/W memory chip.




Fig: R/W memory chip.

- * Primarily 1) of memory interfacing is that μ should be able to read from & write into a given register of a memory chip.

ix Timing & control circuitry =

Timing unit is responsible for synchronizing all μ operations with the clock. & the control circuitry along with control of fetching & decoding operations.

volatile \rightarrow its contents are lost when the power is turned off.

- To enable this, IP should -
- be able to select the chip
 - identify the (R)
 - enable the appropriate bus.

I Memory classification =

1) Primary (M) =

- * volatile
- * Pages to (M) that can be accessed directly by the CPU
- * Also \rightarrow main (M) / Internal (M).

* 2 types =

a) RAM =

- * Read & write to by the CPU.
- * used for temporary storage of data, e.g. just.
- * volatile (M).

b) ROM =

- * that containing data that cannot be modified by the CPU.
- * used to store permanent program that are required to start the comp / sys.
- * non-volatile

(2) Secondary (M) =

- * non-volatile
- * (M) that is external to the CPU
- * used to long-term storage of data, e.g. just.
- * e.g. \rightarrow hard disk drive, memory cards.

II Memory Addressing =

- * process of specifying the location of data / inst. in the memory that the IP needs to access / retrieve.
- * It is essential for the IP to perform various operations like reading & writing data, e.g. executing inst.
- * It can be very depending on the architecture & design of the IP.

III Memory Mapping =

- * process of assigning memory locations to various components of comp system.
- * It enables the IP to access data & inst. stored in these components by referring to their corresponding memory locations.
- * Common m. mapping is the linear flat memory model, where all the memory locations are treated as a contiguous blk of memory.