

## Module III

classmate


Date \_\_\_\_\_

Page \_\_\_\_\_

### Assembly lang programming techniques.

#### 1) Looping =

- \* Programming technique used to instruct the MP to repeat tasks → looping
- \* A loop is set up by instructing the MP to change the sequence of execution & perform the task again.
- \* This process is accomplished by using Jump (J).
- \* Loops are of 2 grps:
  - a) continuous loop = (repeats a task continuously)
- \* It is set up by using the unconditional jump (JMP) (E).



- \* A program with a continuous loop does not stop repeating the tasks until the system is reset.

\* eg →


MVI B, 00H

START: INR B  
JMP START  
HLT

- b) conditional loop = (repeats a task until certain data condn are met)

- \* It is set up by the conditional jump (J):  
J condition Addr.

- \* condition jump (1) checks the flag (S, Z, CY)
  - if repeat the specified tasks if the conditions are satisfied.



flowchart of a condition loop.

$\Rightarrow$  Subroutine in 8085 =

- \* sequence of program (I) that perform a specific task, packaged as a unit.
- \* This unit can then be used in programs whenever that particular task has to be performed.
- \* A subroutine is coded so that it can be called several times from several places during 1 execution of program.
- \* It is implemented by using call & return (I).
- \* Types of Subroutine (I) →
  - a) Unconditional call (I) =
  - b) Conditional call (I) =
- \* ALL address is true
- \* CALL address is true
- \* format for unconditional call (I).
- \* After execution of this subroutine control is transferred to call (I).
- \* After execution of this value of PC is pushed into stack (I), program control is transferred to a subroutine.
- \* only if condition is satisfied.

(I)

call CCR

CCR

"


CNZ

(c) Unconditional return (I) =

- \* RET is the (I) used to mark the end of Subroutine.
- \* It has no parameter.

(d) Conditional return (I) =

- \* Program control is transferred back to main program if value of PC is popped from stack only if condition is satisfied.



(I)

return from Subroutine if  $y \neq 1$ 

R C	return from Subroutine if $y \neq 1$
R NC	" " " if $C4 = 0$
R Z	" " " if $Z = 0$
R NZ	" " " if $Z = 0$

- \* Reducing duplicate code within a program.

$\Rightarrow$  Delay Generation =


\* It is a procedure used to design a specific delay.

- \* When the delay Subroutine is executed, the CPU does not execute other tasks.
- \* For the delay cue can be using the (I) execution times.

Load Delay (R)

Decrement (R)

No



(e) Timer/counter =

- \* BIOS has 3 timer/counters that can be used to generate delays.

(f) Software delay =

- \* This can be achieved by continuously checking the condition in a loop until the condition is met.

\* Delay generation in BIOS can be achieved using several methods. —

(g) Nop (I) =

\* Simplest way is to use Nop (I).


\* By executing a series of Nop (I)s, a delay can be generated.

(h) Looping =

\* By adjusting the loop counter, the delay time can be varied.

- \* RET is used to return from a subroutine.
- \* Stack can be limited in size depending on the available memory.



#### \* Data transfer b/w MP & Stack =



- \* Data can be transferred b/w the stack & MP in either direction.
- \* For e.g., data can be pushed onto stack from MP (R) / memory loc. If it can also be popped off the stack & into the MP (R) / m.loc.

- \* Stack can be used to temporarily store data during Subroutine calls, interrupt & other operations.
- \* It is used to manage the stack carefully to avoid stack overflow errors.

\* eg →



→ 2097.

→ POP H. ⇒ <sup>135</sup> POP top element of stack

J  
↓  
Return data  
from stack to HL pair.

→  
POP H.  
→ ①  
2098  
H2.  
→

→  
POP H. ⇒ <sup>135</sup> POP top element of stack  
(i.e.) A2. from 42.


→  
Interrupt in 8085 = (int)

→  
It is a signal to the processor initiated by hardware / software interrupting our run that need immediate attention.

→ It is a signal to the processor initiated by hardware / software interrupting our run that need immediate attention.

→ It is a signal generated by the devices to request the MP to perform a task.

→ When a MP receives (In) signals, it sends an acknowledgement (INTA) to the peripheral which is requesting for its service.



→ It is a signal generated by the devices to request the MP to perform a task.

→ It is a signal generated by the devices to request the MP to perform a task.

→ It is a signal generated by the devices to request the MP to perform a task.

# $(TRAP \rightarrow RST\ 4.5)$

classmate  
Date \_\_\_\_\_  
Page \_\_\_\_\_

- \* Classified into various categories based on different parameters.
- \* If  $I_n$  occurs, the processor what to do
- \* TRAP tally the processor what to do
- \* who  $I_n$  occurs.
- \* does has 4 maskable  $I_n$  & 1 non-maskable  $I_n$ .
- \*  $I_n$  request are classified into 2 → Maskable & non maskable.
- \* classified into various categories —  $(T)$

- (a) Hardware  $(I_n)$  =
- \* who up receiver
  - (\* through pin
  - Hardware  $I_n$ ).
  - \* They are TRAP, RST 6.5, RST 6.5, RST 5.5, RST 5.5, INTR.
- (b) Software  $(I_n)$  =
- \* Inserted in by the program.
  - \* They are RST 0, RST 1, RST 2, RST 3, RST 4, RST 5, RST 6, RST 7.

(c) vectorized  $(I_n)$  =

- \* Has fixed vector address
- (\* not pre-defined
- (Starting address of subroutine)
- non vectorized  $I_n$  in R085.

(d) Non-vectorized  $(I_n)$  =

- \* inserted in by the program.
- \* These  $I_n$  are either edge-triggered or level triggered, so they are disabled.
- \* e.g. → INTR, RST 1.5, RST 6.5, RST 5.5

(e) Maskable  $(I_n)$  =

- \* can be disabled / ignored by the Up.

- \* These  $I_n$  are either edge or level triggered.

(f) Non-maskable  $(I_n)$  =


- \* cannot be disabled.

- \* These  $I_n$  of both

Maskable $(I_n)$	RST 0	00H
Maskable $(I_n)$	RST 1	08H
Maskable $(I_n)$	RST 2	10H
Maskable $(I_n)$	RST 3	18H
Maskable $(I_n)$	RST 4	20H
Maskable $(I_n)$	RST 5	28H
Maskable $(I_n)$	RST 6	30H
Maskable $(I_n)$	RST 7	38H

(g) Priority  $(I_n)$  =

- \* Up execute the interrupt request (ISR) according to priority of the  $I_n$ .



In	vector adr
TRAP	24H
RST 5.5	2CH
RST 6.5	34H
RST 7.5	3CH

\* 8085 (In) process controlled by true classmate  
 (In) enable flip-flop

classmate  
 Date \_\_\_\_\_  
 Page \_\_\_\_\_

### \* Instruction for (In) =

#### a) EIT (Enable Interrupt) -

- \* 1-byte (I)
- \* Sets true (In) enable flip-flop & enable (In) process.

#### b) DI (Disable Interrupts)

- \* 1-byte (I)
- \* Reset the (In) enable flip-flop & disable (In) process.

#### c) SIM (Set (In) Mask) =


- \* used to implement the hardware (In) by setting various bits to mask.



#### b) 8255A :

- \* Programmable peripheral interface that provides 24 I/O ports that can be programmed as input/output.
- \* Has 2 control (R) that can be used to configure the mode of operation.

=> Interfacing - Programming Peripheral devices -  
 8255A, 8254, 8237 =



#### d) RIM (Read (In) mask) =

- \* used to read the status of hardware (In) by looking to A (R).

#### c) 8237 :

- \* It is a direct memory access (DMA) controller that manages data transfer between CPU & peripheral devices.

classmate  
Date \_\_\_\_\_  
Page \_\_\_\_\_

\* 8055A, 8054 & 8037 are not MP.  
 They are Integrated circuits (ICs) that serve specific functions within a comp system.

- \* offers several features to enhance its functionality, including cycle stealing [allows DMA controller to take over the bus during certain cycles], block transfer mode & demand mode.

# Features	8055A	8054	8037
* function	programmable peripheral interface	programmable interval timer	Direct memory access controller
* no. of I/O ports	24	No	No
* channels	24 I/O lines	3 counters/timers	4 DMA channels
* main purpose	I/O interface	timer/counter	Data transfer b/w CPU & devices.
* compatibility	compatible with Intel 8085 & 8086	compatible with Intel 8086/88	compatible with Intel 8086/88