

Module - V

Memory & I/O organisation




Fig: 1.1

[1] Memory system =

every comp contains several types of devices to store the instr. & data required for its opⁿ.

→ characteristics of mly system:

- 1) only type: storage components of a comp system can be placed in 4 groups - CPU registers, cache mly, main mly & secondary mly.
- 2) only size: size of storage component of a comp system depends on its type. size of CPU (R) is 16 or 8 & 32 bits
- 3) only location:

CPU (R) } internal mly.
cache mly
main mly

Peripheral storage } external mly.
(disk & tape)

4) Reliability: It is measured by the mean time before failure.

→ mly Hierarchy:

(Refer fig: 1.1).


* In comp system, mly is used to store data temporarily / permanently.

* There are 4 major storage levels in mly. H -

- 1) Internal - processor (R) & cache
- 2) Main - system RAM & controller card
- 3) on-line mass storage - sec storage
- 4) off-line bulk " - tertiary & off-line storage.

1 CPU registers: (has 8 (R) in the CPU)

→ fastest, smallest, & most expensive type of mly.
→ Almost all comp's load data from



ii) cache mly:

- Not available to program.
- Smaller, faster mly, close to a processor core.
- Acts as buffer b/w CPU & main mly.
- Used to hold those parts of data & program which are most frequently used by CPU.
- Parts of data & programs are transferred from disk to cache mly by OS.

iii) main mly / primary mly:

- mly directly accessible by CPU.
- holds only those data & program on which the comp is currently working.
- Has limited capacity & data is lost when the power is switched off.

main mly

When the processor needs to read data from mly, it sends a request to the mly controller, the mly controller then locates the data in mly & sends it to the processor.

→ Generally made up of semiconductor devices.

→ It is divided into 2 categories:

RAM	ROM
Temporary storage	permanent storage
Store data as MBs	" as GBs.
volatile [data lost when comp is shutdown off]	non-volatile
waiting data is lost	is slower

iv) Secondary / external mly:

- Not directly accessible by CPU.
- data from sec storage needs to be brought into the primary storage b/w CPU can use it.
- eg: mag disk, mag tape, optical disk.

[2] Techniques / modes of I/O Transfer =

- * An I/O op refers to a data transfer b/w an I/O device & memory / b/w an I/O device & the CPU.
- * 3 modes -
- 1) Programmed I/O:

- * Program execution is completely independent of I/O. If the CPU is busy, the I/O module has to wait for the CPU to become free. \rightarrow P.I/O.
- * Adv \rightarrow execute easily

- * Here, I/O operation are completely controlled by CPU.
- * With P.I/O, data are exchanged b/w the CPU & the I/O interface module.
- * I/O device does not have direct access to main memory.

2) Interrupt Driven I/O:

പ്രവർത്തനം സംഭവം. ഇത് കൂടുതൽ

- * The problem with P.I/O is that the CPU has to wait a long time for the I/O interface module to become ready. In I/O I/O, let I/O interface module inform the CPU when it is ready to transfer data. This mode of transfer uses interrupt facility.
- * While the CPU is running a program, at the end of each instruction cycle, the CPU checks for interrupts.

- * I/O is more efficient than P.I/O b/c it eliminates needless waiting.

3) Direct Memory Access (DMA):

* Direct CPU & I/O involvement is not required. It directly goes to memory & access data.

- * In both P.I/O & I/O I/O, the transfer of data is transferred to/from I/O device to the memory via a CPU.

The DMA transfers are controlled by a control circuit called DMA controller, associated with the I/O module.

- * DMA controller allows direct data transfer b/w peripheral device & the main memory without involving CPU.
- * DMA controller needs to take control of the bus in order to transfer data to & from memory.

[3]

Mode of Data Transfer =

- * Transmission of digital data through a transmission medium can be performed either in serial parallel mode

* Parallel data Transmission

- Each bit of the msg has its own path & the total msg is transmitted at same time.

- Adv -> higher speed
- Disadv -> higher cost of cabling.

Serial data transmission

Involves sending 1 data bit at a time & uses a pair of wires for comm. of data in bit-serial form

* Synchronous transmission

- Synchronized by an external clock.

Considers an organized series of data transfer

data transfer is possible b/w 2 units when each of them knows the behaviour of the other

Asynchronous transmission

Synchronized by a signal along the trans. medium

Also, various multiple lines may multiple transfer medium

this approach is widely used in most comp system.

* Strobe control

- method of org. data transfer employs a single control line to true each transfer
- The strobe may be activated by either the source / destination unit.




Fig: Source initiated strobe control for data transfer.




Fig: destination i.s.c for data transfer.

Handshaking

Solves Strobe's demerit by introducing a and control signal.





Fig: block diagram



Strobe

Handshaking

[4]

I/O Addressing =

[i.e. I/O device - has address assignment].

- * Each I/O device is given a unique address
- * When the CPU issues an I/O ~~command~~ cmd, the cmd contains the address of the desired I/O device.

* 2 modes of I/O addressing -

1) Memory Mapped I/O:

[only one address range - no distinction I/O - I/O device - seen as address range]

- * Here, there is a single address space for only I/O devices.
- * CPU treats each I/O device as only I/O. It uses the same machine instr. to control signals to access both I/O & I/O devices.
- * The addresses assigned for I/O devices cannot be used for memory words.

2) Isolated I/O:

[unique address range I/O - I/O device - seen as separate].

- * Here, the I/O & I/O address spaces are separate.
- * The distinction b/w a memory transfer


- * I/O transfer is made through separate READ & WRITE lines.
- * It isolates memory I/O address so that memory address values are not affected by I/O interface address.
- * Here, CPU has distinct I/O & memory instr.

Direct Mapping:

main memory block & memory cache only one single line address connect association.

Associative M:

Cache - no address line - compare block & only memory.



Set Associative M:

Cache - no address line - compare block & only memory. Set of lines.



miss ratio: the % of times that a request for data is not found in the cache.

virtual memory: * Physically exist mapping mly.

- * see storage of main mem & disk space
- & mly virtual mem store data.

=> cache memory: block transfer.




fig: use of a cache mly.

- * cache mly serve as a buffer b/w cpu & main mly.
- * hit ratio: performance of cache mly is frequently measured in terms of a quantity \rightarrow H. ratio
- hit ratio = $\frac{\text{no. of hits}}{\text{no. of misses}}$


no. of hits + no. of misses.

=> mly mapping in cache:

- * cache mly & main mly are \rightarrow into small fixed sized blocks.
- * each cache block includes a tag that identifies which particular mly

- block is currently being stored.
- * the choice of mly mapping determines how the cache is organized.
- * 3 techniques used for mly mapping:
 - 1) Direct mapping:

* Simplest way to determine cache loc in which to store mly blocks is the direct mapping technique.




4) Associative mapping:

- * It is a parallel mapping ~~that~~ that allows a mly block to reside in

Any cache block.


- * tag bits of an address received from the ops are compared to the tag bits of each block of the cache to see if the desired block is present.



c) Set-Associative mapping:

- * combines direct mapping with associative mapping by arrangement things of cache into sets.
- * has highest hit ratio compared to D.M mapping & A.M mapping.
- * its performance is better.
- * It is very expensive, bcz the set

Size uses the cost assg.



=> Virtual mly :

- * It is a concept used in some large comp system that permit the user to construct programs
- * It is a partition of logical mly b/w physical mly.
- * create the C of program easier bcz the programmer no longer has to worry about the multiple physical mly available.

* Adv:

- can be inexpensive
- can enhance data security
- you can run larger app with less real ram.

* Disadv:

- slower than physical RAM.
- may cause stability probs.

* It provides a mechanism for translating prog generated addresses into correct main mly locs.

* Address space (N)

virtual add
(logical add)

add generated
by progs

mly space (M)

Physical add
(PA)

actual main
mly add.

* Add space: An add used by a prog is known as virtual add (VA).

Eg a set of such add \rightarrow A. space

* Memory space: An add in main mly

\rightarrow physical add (PA) Ee a set of such

loc \rightarrow mly space.




fig: mly table for mapping a virtual add.

* add referenced by a running process \rightarrow virtual add

* add available in primary mly \rightarrow real add

\rightarrow converting virtual add to real add

\rightarrow dynamic add translation.

\rightarrow priority Interrupt =

* Allows the CPU to prioritize interrupts Ee service the most imp ones 1st.

Interrupt → Signal that causes CPU to stop what it is doing & deal with the interrupt. Generated by hardware devices like mouse, keyboard.

- * Are implemented using programmable interrupt controller (PIC).
- * PIC sends the highest priority interrupt request to the CPU.
- * Used in a wide variety of systems including real-time systems, embedded systems & OS.

→ I/O Controllers =

- * Are hardware devices that manage the communication b/w the CPU & peripheral devices.
- * I/Os -
 - Handling errors & interrupts
 - controlling the timing of data transfer
- * Are essential for the operation of any computer system.
- * Types
 - Disk controllers → CPU & hard drive
 - Network " "
 - Graphics " → CPU & graphics card
 - Audio " → CPU & audio "
 - USB " → manage data transfer b/w CPU & USB devices