

Assignment 1

Name: Md. Sabbir Akon

ID : 22301242

Section: 12

Ans to the Q.5 No.1

"Performance vs Prediction" involves improving a computer's performance by anticipating future operations. This includes techniques like branch prediction or memory prefetching where the system guesses the next instruction or data access. Accurate predictions help avoid delays, keeping the processor pipeline efficient and speeding up execution.

Ans to the Q.5 No.2

a) Amdahl's law describes how much a system's performance can improve by optimizing a specific part of it. The speedup is constrained by the fraction of the task that remains unaffected. No matter how much the optimized part improves, the unchanged portion limits the overall performance gain.

b) Amdahl's Law connects closely with the design principle "Make the common case faster" because it highlights the importance of optimizing the most frequently used parts of a system to achieve the highest performance gains.

Ans to the Q. No. 3

$$\text{Wafers radius} = 50 \text{ cm}$$

$$\text{Die height} = 0.1 \text{ cm}$$

$$\text{width} = 0.2 \text{ cm}$$

$$\therefore \text{Wafers area} = \pi \times 50^2 = 7854 \text{ cm}^2$$

$$\text{die area} = 0.1 \times 0.2 = 0.02 \text{ cm}^2$$

$$\therefore \text{Dies per wafer} = \frac{7854}{0.02} = 392700 \text{ dies}$$

$$\therefore \text{usable dies} = 392700 \times \frac{65}{100} = 255255$$

$$\therefore \text{total cost per die} = 255255 \times 5.505 \\ = 1428151.725$$

$$\therefore \text{cost of 1570 dies} = \frac{1428151.725 \times 1570}{255255} \\ = 8784.5$$

Adjusted total price increased to 122931

$$\therefore \text{Company selling price} = 7.83 + 5 = 12.83$$

$$\therefore \text{Cost for total 1570 dies} = 1570 \times 12.83 \\ = 20143.1$$

$$\therefore \text{Company profit} = 20143.1 - 12293.1 \\ = 7833$$

Ans to the Q.5 No. 4

a) Total number of instructions are 18.

b) Average CPI =
$$\frac{(8 \times 2) + (5 \times 3) + (3 \times 4) + (2 \times 5)}{(8 + 5 + 3 + 2)}$$
$$= 2.94$$

Given,

Clock cycle duration = 3s

$$\therefore \text{Execution time} = 18 \times 2.94 \times 3$$
$$= 158.76 \text{ sec.}$$

c) Clock rate =
$$\frac{1}{\text{clock dur.}} = \frac{1}{3} = 0.33 \text{ Hz}$$

d) I'll choose to add instruction to speed up, hence, add instruction is the most used instruction. So, if I optimized it, the system will be more faster.

e) CPU time = 158.76 sec

Now,
$$T_{\text{improved}} = \frac{158.7}{1.2} = 132.3 \text{ sec}$$

$$T_{\text{affected}} = IC_{\text{add}} \times \text{Avg CPI} \times \text{clock dur.}$$
$$= 70.66$$

$$\therefore T_{\text{unaffected}} = 158.76 - 70.66 = 80.11$$

$$\therefore T_{\text{improved}} = \frac{70.66}{n} + 88.11$$

$$2) n = 1.6$$

\therefore Improvement factor is 1.6.

Ans to the Q.5 No.5

a) To know which type of instruction is performed and also which type of instruction format is performed, we look at the opcode field.

Ans to the Q.5 No.6

LD $X_9, 10[X_{21}]$

Moving data from memory to register,

• Data Size Funct3

64 bits 000

32 bits 001


16 bits 010

8 bits 011

Moving data from register to memory: -

| Data size | Func 3 |
|-----------|--------|
| 64 bits | 010 |
| 32 bits | 011 |
| 16 bits | 001 |
| 8 bits | 000 |

machine code:



Ans to the Q.5 No. 2

Program counter is a CPU register that stores the address of the next instruction to execute ensuring sequential execution.

example:

```
addi r0, r1, 5
addi r2, r2, -1
beq  r2, zero, Exit
```

Ans to the Q.5 No. 8

a) IF1:

ld x5, 24[x20]

ld x6, 48[x20]

beq x5, x6, else1

IF2:

ld x28, 24[x20]

bne x0, x28, else2

addi x20, x28, 2

sd x20, 24[x20]

beq x0, x0, exit

else1:

ld x22, 48[x20]

slli x22, x22, 3

sd x22, 48[x20]

beq x0, x0, exit

else2:

ld x23, 48[x20]

slli x23, x23, 4

sd x23, 48[x20]

beq x0, x0, exit

exit:

b) $ld\ x_5, 24(x_{20})$

| | | | | |
|--------------|-------|-----|-------|----------|
| 000000011000 | 10100 | xxx | 00101 | xxxxxxxx |
|--------------|-------|-----|-------|----------|

$ld\ x_6, 48(x_{20})$

| | | | | |
|---------------|-------|-----|------|----------|
| 0000000110000 | 10100 | xxx | 0010 | xxxxxxxx |
|---------------|-------|-----|------|----------|

$ld\ x_{28}, 24(x_{20})$

| | | | | |
|---------------|-------|-----|-------|----------|
| 0000000011000 | 10100 | xxx | 11100 | xxxxxxxx |
|---------------|-------|-----|-------|----------|

$addi\ x_{29}, x_{28}, 2$

| | | | | |
|----------------|-------|-----|-------|----------|
| 00000000000010 | 11100 | xxx | 11101 | xxxxxxxx |
|----------------|-------|-----|-------|----------|

$sd\ x_{29}, 24(x_{20})$

| | | | | | |
|----------|-------|-------|-----|-------|----------|
| 00000000 | 00101 | 10100 | xxx | 11000 | xxxxxxxx |
|----------|-------|-------|-----|-------|----------|

$ld\ x_{22}, 48(x_{20})$

| | | | | |
|---------------|-------|-----|-------|----------|
| 0000000110000 | 10100 | xxx | 10110 | xxxxxxxx |
|---------------|-------|-----|-------|----------|

$slli\ x_{22}, x_{22}, 3$

| | | | | |
|----------------|-------|-----|-------|----------|
| 00000000000011 | 10110 | xxx | 10110 | xxxxxxxx |
|----------------|-------|-----|-------|----------|


$sd\ x_{22}, 48(x_{20})$

| | | | | | |
|----------|-------|-------|-----|-------|----------|
| 00000001 | 10110 | 10100 | xxx | 10000 | xxxxxxxx |
|----------|-------|-------|-----|-------|----------|

$ld\ x_{23}, 48(x_{20})$

| | | | | |
|---------------|-------|-----|-------|----------|
| 0000000110000 | 10100 | xxx | 10111 | xxxxxxxx |
|---------------|-------|-----|-------|----------|

• `snli x23, x23, 4`



`sd x23, 48(x20)`

