

Assignment : 02

Md. Sabbir Akon

22301242

Sec: 12

Ans to the Q.5 No. 1

$$\text{Multiplicand} = (13)_{10} = (01101)_2$$

$$\text{Multiplier} = (17)_{10} = (10001)_2$$

Iteration	Multiplicand	Product
0	01101	00000 10001
1	01101	00110 11000
2	01101	00011 01100
3	01101	00001 10110
4	01101	00000 11011
5	01101	00110 11101

Ans to the Q.5 No. 2

$$0xABB9609 = 1010101110111001011000001001$$

$$\text{Bias} = 2^5 - 1 = 31, \text{exp bias} = 21$$

$$\therefore \text{Actual exponent} = -21 - 31 = -10$$

$$X = -0.001818422694$$

Ans to the Qs No. 3

$$a) 50.7869 + 79.83 - 29.58$$

$$50.7869 = 0.11001011001 \times 2^6$$

$$(+79.83) = 1.0011111010 \times 2^6$$

$$= 10.00001010011 \times 2^6$$

Now,

$$1.000001010011 \times 2^7$$

$$(-) 0.001110110010 \times 2^7 \quad (29.58)$$

$$0.110010100001 \times 2^7$$

$$b) 64.2486 \times 49.1832$$

$$64.2486 = 1.00000000111 \times 2^6$$

$$49.1832 = 1.1000100101 \times 2^5$$

$$\therefore (64.2486 \times 49.1832) = 1.10001 \times 2^{11}$$

Ans to the Qs No. 4

$$28.4810 - (-4.0210)$$

$$= 28.4810 + 4.0210$$

$$28.4810 = 1.110001111 \times 2^4$$

$$(+4.0210) = 0.0100000001 \times 2^4$$

$$1.000001 \times 2^5$$

\therefore actual exponent = 5

$$\text{bias} = 2^{8-1} - 1 = 127$$

$$\text{biased exp} = 132$$

There is no underflow or overflow.

Ans to the Q.5 No. 5

a) A bias is added to the actual exponent in the IEEE754 representation to allow both positive and negative exponents to be represented as unsigned integers. This simplifies hardware implementation since unsigned integers are easier to handle in binary. The bias ensures that the smallest possible exponent corresponds to 0, and the largest corresponds to the maximum unsigned value.

b) Optimized multiplications, for example: Karatsuba method, reduces complexity from $O(n^2)$ in traditional multiplication to $O(n^{\log_2 3})$ or $O(n \log n)$. This improves speeds by minimizing operations and leveraging efficient problem decomposition.

Ans to the Q.5 No. 6

1. fadd.s

→ fadd.s instruction performs single-precision floating point addition

→ Syntax: ~~fadd.s~~ fadd.s $\frac{f_3}{\text{dest}}$, $\frac{f_1}{\text{src1}}$, $\frac{f_2}{\text{src2}}$

→ This instruction adds two single-precision floating point values.

→ fadd.s f_3, f_1, f_2

2. fsub.s

→ This instruction performs single precision floating point subtraction.

→ Syntax: fsub.s $\frac{f_3}{\text{dest}}$, $\frac{f_1}{\text{src1}}$, $\frac{f_2}{\text{src2}}$

→ It subtracts src2 register value from source1 register value and then store the result

→ fsub.s f_3, f_1, f_2

3. fmul.s

→ This instruction performs single-precision floating-point multiplication.

→ Syntax: fmul.s $\frac{f_3}{\text{dest}}$, $\frac{f_1}{\text{src1}}$, $\frac{f_2}{\text{src2}}$

→ It multiplies `src1` register's value with source 2 register's value and stores the result.

~~4. `fmul.s`~~

→ `fmul.s f3, f2, f1`

4. `fdiv.s`

→ This instruction performs single precision floating point division.

→ Syntax: `fdiv.s $\frac{f_3}{dest}, \frac{f_1}{src1}, \frac{f_2}{src2}$`

→ It divides `src1` register's value by source 2 register's value and stores the output.

→ `fdiv.s f3, f2, f1`

5. `fsqrt.s`

→ This instruction calculates the square root of a single precision floating point number.

→ Syntax: `fsqrt.s $\frac{f_3}{dest}, \frac{f_1}{src1}$`

→ It performs square root on the `src1` register value and stores the output.

→ `fsqrt.s f2, f1`

6. feq.d

→ This instruction checks whether the two double precision floating point values are equal or not.

→ syntax feq.d $\frac{f_3}{dest}$, $\frac{f_2}{sne1}$, $\frac{f_1}{sne2}$

→ It compares the values between sne1 and sne2, if its equal then stores 1 in the dest.

→ feq.d x_{25} , f_2 , f_1

7. fle.d

→ This instruction checks whether one double-precision floating number is less than or equal to another double-precision number.

→ syntax: fle.d $\frac{x_{25}}{dest}$, $\frac{f_1}{sne1}$, $\frac{f_2}{sne2}$

→ If sne1 registers value is less than or equal to sne2 registers value then it stores 1 in the dest.

→ fle.d x_{25} , f_1 , f_2

8. flt.s

→ This instruction checks whether one single precision floating number is less than another single precision floating number.

→ Syntax: $\text{flt.s } \frac{r_{25}}{\text{dest}}, \frac{f_1}{\text{snc1}}, \frac{f_2}{\text{snc2}}$

→ If snc1 value is less than snc2 then it stores 1 in the dest.

→ $\text{flt.s } r_{25}, f_1, f_2$

Ans to the Q. 5 No. 7

if $a == d$: $a = f_1$

jumpEqual $b = f_2$

else:

jumpNotEqual

Code:

freq.d r_{25}, f_1, f_2

beq x_0, r_{25}, else

jumpEqual

Exit:


else:

jumpNotEqual

beq x_0, x_0, Exit .

Ans to the Q. 5 No. 8

Q



ALU control takes input from ins[30, 14-12] and ALU op from control unit to perform tasks such as add, sub.

a) No, the ALU control does not utilize Instruction bits 30 and 14-12 for the LD instruction. The LD instruction performs memory address calculation using addition, which is determined directly by the ALU op signal. Bits 30 and 14-12 are not required as they are relevant only for specific R-type operations.

b) The ALU control utilizes instruction bit 30 and 14-12 for R-type instruction (add, sub, AND, or), I-type instruction (SRAI), Branch instruction (Beq, Bne, Blt, Bge).

For R-type instruction, func7[30] use to differentiate between operation like sub and add. func3[14-12] use to specify the type of operation.

Ans to the Q.5 No. 9

add $x_{21}, x_{22}, x_{23} \rightarrow R\text{-type}$

