

BRAC UNIVERSITY

CSE 350: Digital Electronics and Pulse techniques

Exp-02: Implementing Diode Transistor Logic (DTL) gates

Name: Md. Sabbin Akon	Section: 05
ID: 22301242	Group: 0.5

Objectives

- 1. Constructing a Diode Transistor Logic (DTL) gate.
- 2. Understanding the circuit operations.

Equipment and component list

Equipment

- 1. Digital Multimeter
- 2. DC power supply


Component

- NPN Transistor (C828) x1 piece
- Diode 1N4003 x4 pieces
- Resistors -
 - 2 KΩ x2 pieces
 - 20 KΩ x1 piece

Task-01: DTL NAND gate

THEORY

In this task, we will implement a Diode Transistor Logic (DTL) NAND gate. As can be seen in Fig. 1, a 2-input NAND gate outputs a logical HIGH if at least one of the inputs is LOW. Otherwise, the output of the NAND gate is logical LOW. It can be created by passing the output of an AND gate through an Inverter or NOT gate. One can build all other logic gates using such NAND gates. The DTL implementation of a NAND circuit is shown in Fig. 2.



A	В	Output
0	0	1
0	1	1
1	0	1
1	1	0

Figure 1: NAND gate Truth Table




Figure 2: Diode Transistor Logic (DTL)

Diode—transistor logic (DTL) is a class of digital circuits that is the direct predecessor of transistor—transistor logic (TTL) and the successor of resistor-transistor logic (RTL). The output side of the basic DTL NAND circuit has a similar structure to the RTL inverter circuit, but it uses diode-logic AND on the input side. Thus, DTL circuits implement NAND gates by combining both DL and RTL logic, something that is not possible to do using solely RTL circuits or DL circuits. DTL also has better noise margin and fanout characteristics compared to RTL. (Noise margin indicates a circuit's immunity to noise, and fanout is the number of identical gates that a circuit can drive without facing errors).

On the input side of Fig. 2, we can see two diodes in reverse bias connection with respect to input this acts as an AND gate circuit according to diode logic. The output of this AND gate is fed to the inverter input V_B (base terminal of BJT Q_1) through the diodes D_1 and D_2 creating the NAND circuit. The output is obtained at the collector terminal of Q_1 .

When both inputs are HIGH (5V), the cathode voltage of the diodes D_A and D_B become higher than their anode voltages. As a result, both input diodes operate in the reverse bias region (turned off/disconnected), and the node V_P has a high voltage level. This causes the transistor Q_1 to operate in the saturation mode and the NAND gate generates a LOW output. In this case, the voltage of point $P(V_P)$ is close to 2.2V as the voltage of base terminal (V_B) in saturation is nearly 0.8V and there is a voltage drop of 0.7V in each of diodes D_1 and D_2 .

When either input is LOW (0V), the corresponding input diode operates in the forward bias (turned on), and there is a voltage drop of 0.7V across the diode. Hence, the voltage at the node V_P becomes only 0.7V higher than the LOW voltage at the input and drops much below the 2.2V required to turn on the BJT Q_1 . This causes the transistor Q_1 to work in the cutoff region and it acts like an open circuit. Hence, the current passing through the R_2 resistor (I_{R2}) is zero. As a result, there will be no voltage drop in the resistor R_2 and the voltage of the output point (Y) will be the same as $V_{CC} = 5V$ (High).

Task-02: DTL Inverter

THEORY

As mentioned in the previous task, when either of the input terminals are HIGH, the corresponding diode operates in the reverse bias region - meaning it is virtually disconnected from the circuit. So we can say that if one of the inputs is set to logical HIGH, we can ignore that diode altogether, and the remaining diode input acts as a single input to the RTL inverter. Thus the resulting circuit acts as an inverter circuit (NOT gate). A roundabout way of explaining this is via the truth table of the NAND gate (Fig. 1) - when one input is set to HIGH, the output follows the inverted logic of the remaining input.

Procedure:

- 1. Measure the resistance values and fill up table 1.
- 2. Connect the circuit as shown in Fig. 2.
- 3. Observe the output for all possible input combinations and fill up table-2 for the NAND gate.
- 4. Operate the gate in Fig. 2 as an inverter by connecting either of the inputs to +5V and using the remaining one as input terminal. Fill up table-3.

Data Tables

For all your future calculations, please use the observed values only (for theoretical calculations too).

N. dadian	Expected Resistance $(k \Omega)$	Observed Resistance $(k \Omega)$		
Notation	Expected resistant	1,990		
R_1	2	1 919		
R_2	2	3. 565		
R_{n}	20	19.51		

Table 2: NAND Gate Data

V _A (V)	V _B (V)	V _{DA} (V)	V _{DB} (V)	V _P (V)	I _{R1} (mA)	I _{R2} (mA)	V _B (mV)	V _Y (V)
0	0	0.585	0.586	0.59	2.205	0.01	0.0205	4,98
01	O	-4.38	0.611	0.616	2.192	0.01	0.0257	4.98
0	01	0.625	-4.37	0.629	2.1855	0.01	0.0294	4.98
1	1	-3.085	-3.085	1.925	1.5395	2.4919	0.727	0.0161

Table 3: Inverter Data

Input A (V)	Input B (V)	V _P (V)	V _B (V)	Output Y (V)
5	5	1.525	0.727	0.0161
5	0	0.629	0.0294	५. ୭৪

Signature

Report


Ans.

Please answer the following questions briefly in the given space.

1. Using experimental data, find the operating mode of \mathbf{Q}_1 when input A is **HIGH** and input B is **LOW**. Additionally, find whether diodes \mathbf{D}_A and \mathbf{D}_B are ON or OFF (by using the voltage across them).

Ans. We can see from the data table that, IR2 is 0.01 mA when A in high and B is low, so a, is in cotoff mode. Voltage across DB is 0.625 v and PA is -4.37 v. So, DB is in saturation mode and PA is in whoff mode.

2. Assume that the **output** of the circuit shown in Fig: 2 is **LOW**. Draw the partial circuit consisting of only those components which remain active.



3. What should be the relation between the currents I_{RI} , I_B and I_{RB} when all inputs are HIGH? Did you obtain a similar result in your experiment? Explain briefly. (use a Multimeter as Ammeter to measure I_B).

IR, = IB+ IRB ; IRB =
$$\frac{VR_B}{12.51}$$
 = 0.037 mA
IB = IR, - IRB = 1.5375-0.037 = 1.5005 mA

$$IR_{1} = \frac{5-2.2}{2} = 1.4$$

$$IR_{2} = \frac{0.7}{20} = 0.035$$

$$I_{2} = 1.4-0.035 = 1.37 \text{ mA}$$

4. Use the relation between the currents I_{R1} , I_B and I_{RB} when all inputs are **HIGH** to verify the operating mode of Q1. [Assume beta $(\beta_F) \ge 100$] Ans.

$$\frac{I_{c}}{I_{B}} = \frac{2.4019}{1.5005}$$

5. Will the circuit still work properly as a NAND gate if the diodes D_1 and D_2 are removed? Measure the output voltage for the four different cases and verify.

A	B	Vy
_0	0	4.98
0	١	2.936
1	0	2.937
1	11	0.0174

As there is no diode, there will be voltage trop, we know that BJT stants to tunn on al 0.5 v. So, there will be some currnent at collecton, there will be a voltage drop and the NAND gate will not work properly.

6. Vary the input A from 0V to 5V while keeping input B fixed at 5V. What is the maximum value of input A for which the output remains HIGH? [consider any voltage above 1V as HIGH]


Ans.

when vs is high and we set vs from 0 to 5v, we get a high voltage output of 0.94v. The max value of input A is I which the output tremains high as 0.94v.

7. Verify the result of table 2 using theoretical calculation and comment on the result (Use extra pages if necessary).

Ans.

P1 and D2 will tunn of on and so VE=6, 4.50, VER)0.8, BJT will be on saturation mode. Low output



Di and Dz is turned off. .: VB=OV. We need a minimum of 0.8V to turn of BJT. .: BJT will be in cutoff mode. .: High output.


8. Write a discussion and include the following: your overall experience, accuracy of the measured data, difficulties experienced, and your thoughts on those.

My overrall experience on lab 2 -> while measuring data we faced some difficulties with the BJT, after changing this, we got out expected values. Accurracy of the measured data is not penfect las same as theoritical values, but from the data, we got clear idea about the circuit and the working process of DTL was NAND Gate and DTL inventer.

7. A=0, B=0 $0 \lor 0.3$ $0 \lor 0.7$ $0 \lor 0.7$

VP: 0.7V. So, D1 and D2 is tunned off.

.'.VB: 0. We need minimum of 0.8 v to tunn on
BJT. .'. BJT will be in extoff mode and we
will get high voltage.



VP=0.7 V, D, and D2 is tunned off. ... VB=0 V. Here also, BJT will be in entoff mode and we will get high output.