













SN74LV244A SCLS383N - SEPTEMBER 1997 - REVISED OCTOBER 2015

# SN74LV244A Octal Buffers and Drivers With 3-State Outputs

#### **Features**

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 6.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)  $>2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250-mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Servers and Network Switches
- LED Displays
- Telecom Infrastructure
- Motor-Drive Control Boards

## 3 Description


The SN74LV244A octal buffers and line drivers are designed for 2-V to 5.5-V V<sub>CC</sub> operation.


The SN74LV244A devices are designed specifically to improve both performance and density of the 3state memory address drivers, clock drivers, and busoriented receivers and transmitters. These devices are organized as two 4-bit line drivers with separate output-enable (OE) inputs.

#### **Device Information**

PART NUMBER	PACKAGE (PIN)	BODY SIZE
SN74LV244ADGV	TVSOP (20)	5.00 mm × 4.40 mm
SN74LV244ADW	SOIC (20)	12.80 mm × 7.50 mm
SN74LV244ANS	SOP (20)	12.60 mm × 5.30 mm
SN74LV244APW	TSSOP (20)	6.50 mm × 4.40 mm
SN74LV244ARGY	VQFN (20)	4.50 mm × 3.50 mm

## Logic Diagram (Positive Logic)







## **Table of Contents**

	Features 1		8.1 Overview	10
2	Applications 1		8.2 Functional Block Diagram	10
3	Description 1		8.3 Feature Description	10
4	Revision History2		8.4 Device Functional Modes	10
5	Pin Configuration and Functions	9	Application and Implementation	11
6	Specifications		9.1 Application Information	11
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	11
	6.2 ESD Ratings	10	Power Supply Recommendations	13
	6.3 Recommended Operating Conditions	11	Layout	13
	6.4 Thermal Information		11.1 Layout Guidelines	
	6.5 Electrical Characteristics 6		11.2 Layout Example	
	6.6 Noise Characteristics	12	Device and Documentation Support	
	6.7 Operating Characteristics		12.1 Documentation Support	
	6.8 Switching Characteristics: V <sub>CC</sub> = 2.5 V ± 0.2 V 6		12.2 Community Resources	14
	6.9 Switching Characteristics: $V_{CC} = 2.3 \text{ V} \pm 0.3 \text{ V} \dots 7$		12.3 Trademarks	
	6.10 Switching Characteristics: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 7$		12.4 Electrostatic Discharge Caution	14
	6.11 Typical Characteristics		12.5 Glossary	14
7 8	Parameter Measurement Information 9 Detailed Description	13	Mechanical, Packaging, and Orderable Information	

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision M (June 2013) to Revision N

**Page** 

•	Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Detailed Description section, Applications and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Deleted SN54LV244A part number from the data sheet	1
•	Removed the $T_A = -40$ °C to 85°C test conditions with the same values as the $T_A = -40$ °C to 125°C Recommended test conditions in the <i>Electrical Characteristics</i> and <i>Switching Characteristics</i> tables	6
•	Removed the word 'Recommended' in the $T_A = -40^{\circ}$ C to 125°C Recommended test conditions in the <i>Electrical Characteristics</i> and <i>Switching Characteristics</i> tables	6


#### Changes from Revision L (August 2010) to Revision M

Page




## 5 Pin Configuration and Functions

DB, DGV, DW, NS, PW Package 20-Pin SSOP, TVSOP, SOIC, SO, TSSOP Top View



RGY Package 20-Pin VQFN With Exposed Thermal Pad Top View



#### **Pin Functions**

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
1A1	2	I	Input
1A2	4	I	Input
1A3	6	- 1	Input
1A4	8	I	Input
1 <del>OE</del>	1	- 1	Output enable
1Y1	18	0	Output
1Y2	16	0	Output
1Y3	14	0	Output
1Y4	12	0	Output
2A1	11	I	Input
2A2	13	- 1	Input
2A3	15	I	Input
2A4	17	I	Input
2 <del>OE</del>	19	- 1	Output enable
2Y1	9	0	Output
2Y2	7	0	Output
2Y3	5	0	Output
2Y4	3	0	Output
GND	10	_	Ground
V <sub>CC</sub>	20	_	Power pin

Copyright © 1997–2015, Texas Instruments Incorporated

Submit Documentation Feedback



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
VI	Input voltage (2)		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>			7	V
Vo	Output voltage <sup>(2)(3)</sup>			V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±35	mA
	Continuous current through V <sub>CC</sub> or GND		±70	mA	
Tj	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

<sup>2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5-V maximum.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
\	High level input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		.,
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 2 V		0.5	
.,	Law lawal imputurate an	V <sub>CC</sub> = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		$V_{CC} \times 0.3$	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	
VI	Input voltage	·	0	5.5	V
Vo	Output voltage	High or low state	0	V <sub>CC</sub>	V
		3-state	0	5.5	V
		V <sub>CC</sub> = 2 V		-50	μA
	I Pale Level and and annual	V <sub>CC</sub> = 2.3 V to 2.7 V		-2	
IOH	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V		-8	mA
V <sub>O</sub>		V <sub>CC</sub> = 4.5 V to 5.5 V		-16	
		V <sub>CC</sub> = 2 V		50	μA
	Law law law and a company	V <sub>CC</sub> = 2.3 V to 2.7 V		2	
IOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		8	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		16	
		V <sub>CC</sub> = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

### 6.4 Thermal Information

				SN74	LV244A			
THERMAL METRIC <sup>(1)</sup>		DB (SSOP)	DGV (TVSOP)	DW (SOIC)	NS (SO)	PW (TSSOP)	RGY (VQFN)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.7	115.9	79.4	76.9	102.6	34.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	56.7	31.1	43.8	43.4	36.7	43.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.9	57.4	47.2	44.5	53.6	12.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.7	1.0	18.8	17.0	2.4	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	49.5	56.7	46.7	44.1	53.1	12.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	7.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	1	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	$T_A = -40$ °C to 125°C	2 V to 5.5 V	V <sub>CC</sub> - 0.1			
V <sub>OH</sub>	I <sub>OH</sub> = -2 mA	$T_A = -40$ °C to 125°C	2.3 V	2			V
	$I_{OH} = -8 \text{ mA}$	$T_A = -40$ °C to 125°C	3 V	2.48			
	I <sub>OH</sub> = 16 mA	$T_A = -40$ °C to 125°C	4.5 V	3.8			
	I <sub>OL</sub> = 50 μA	$T_A = -40$ °C to 125°C	2 V to 5.5 V			0.1	
V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	$T_A = -40$ °C to 125°C	2.3 V			0.4	V
	$I_{OL} = 8 \text{ mA}$	$T_A = -40$ °C to 125°C	3 V			0.44	
	I <sub>OL</sub> = 16 mA	$T_A = -40$ °C to 125°C	4.5 V			0.55	
I	V <sub>I</sub> = 5.5 V or GND	$T_A = -40$ °C to 125°C	0 to 5.5 V			±1	μA
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND	$T_A = -40$ °C to 125°C	5.5 V			±5	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	$T_A = -40$ °C to 125°C	5.5 V			20	μΑ
I <sub>off</sub>	$V_{I}$ or $V_{O} = 0$ to 5.5 V	$T_A = -40$ °C to 125°C	0			5	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	$T_A = -40$ °C to 125°C	3.3 V		2.3		pF

## 6.6 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$ 

		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic		0.55		٧
$V_{OL(V)}$	Quiet output, minimum dynamic		-0.5		٧
V <sub>OH(V)</sub>	Quiet output, minimum dynamic		2.9		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

<sup>(1)</sup> Characteristics are for surface-mount packages only.

## 6.7 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
_	Dower dissination conscitones	C 50 % F 40 MUIT	3.3 V	14	۰۲
$C_{pd}$	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	5 V	16	pF

## 6.8 Switching Characteristics: $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	TEST CONDITIONS	MIN	TYP	MAX	UNIT											
	^	Y	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		7.5 <sup>(1)</sup>	12.5 <sup>(1)</sup>	20											
t <sub>pd</sub>	A Y	ı	C <sub>L</sub> = 15 pr	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	1		15	ns											
	ŌĒ	Y	C 45 pF	T <sub>A</sub> = 25°C		8.9 <sup>(1)</sup>	14.6 <sup>(1)</sup>												
t <sub>en</sub>	OE		Ť	$C_L = 15 pF$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	1		17	ns										
	ŌĒ	Y	0 45 -5	T <sub>A</sub> = 25°C		9.1 <sup>(1)</sup>	14.1 <sup>(1)</sup>												
t <sub>dis</sub>	OE	Y	Y	Y	ĭ	ĭ	Y	Ť	r	Y	r	Y	Y	Y $C_L = 15 pF$	$T_A = -40$ °C to 125°C	1		16	ns
	^	Y	0 50-5	T <sub>A</sub> = 25°C		9.5 <sup>(1)</sup>	15.3												
t <sub>pd</sub>	A	Y	$C_L = 50 pF$	$T_A = -40$ °C to 125°C	1		18	ns											
	on OE	OF Y Cu	C 50 pF	T <sub>A</sub> = 25°C		10.8	17.8												
t <sub>en</sub>	OE	Ť	$C_L = 50 \text{ pF}$	$T_A = -40$ °C to 125°C	1		21	ns											

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



## Switching Characteristics: V<sub>CC</sub> = 2.5 V ± 0.2 V (continued)

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	ŌĒ	V	C - 50 pF	T <sub>A</sub> = 25°C		13.4	19.2	no
t <sub>dis</sub>	OE	ĭ	$C_L = 50 \text{ pF}$	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	1		21	ns
			C 50 pF	T <sub>A</sub> = 25°C			2	
t <sub>sk(o)</sub>			$C_L = 50 pF$	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			2	ns

## 6.9 Switching Characteristics: $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	А	Y	0 45 - 5	T <sub>A</sub> = 25°C		5.4 <sup>(1)</sup>	8.4(1)		
t <sub>pd</sub>	A	Y	C <sub>L</sub> = 15 pF	$T_A = -40$ °C to 125°C	1		10	ns	
	ŌĒ	Y	C <sub>1</sub> = 15 pF	T <sub>A</sub> = 25°C		6.3 <sup>(1)</sup>	10.6 <sup>(1)</sup>		
t <sub>en</sub>	OE	r	C <sub>L</sub> = 15 pr	$T_A = -40$ °C to 125°C	1		12.5	ns	
	ŌĒ	Υ	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		7.6 <sup>(1)</sup>	11.7 <sup>(1)</sup>		
t <sub>dis</sub>	OE	r	C <sub>L</sub> = 15 pr	$T_A = -40$ °C to 125°C	1		13	ns	
	Α	Y	C F0.7F	T <sub>A</sub> = 25°C		6.8	11.9		
t <sub>pd</sub>	A	r	$C_L = 50 pF$	$T_A = -40$ °C to 125°C	1		13.5	ns	
	ŌĒ	Y	$C_1 = 50 \text{ pF}$	T <sub>A</sub> = 25°C		7.8	14.1		
t <sub>en</sub>	OE	ĭ	C <sub>L</sub> = 50 pr	$T_A = -40$ °C to 125°C	1		16	ns	
	ŌĒ	Y	C <sub>1</sub> = 50 pF	T <sub>A</sub> = 25°C		11	16		
t <sub>dis</sub>	OE	r	C <sub>L</sub> = 50 pr	$T_A = -40$ °C to 125°C	1		18	ns	
			C <sub>1</sub> = 50 pF	T <sub>A</sub> = 25°C			1.5		
sk(o)			C <sub>L</sub> = 50 pF	$T_A = -40$ °C to 125°C				ns	

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 6.10 Switching Characteristics: $V_{CC} = 5 V \pm 0.5 V$


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Α	Υ	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		3.9 <sup>(1)</sup>	5.5 <sup>(1)</sup>	no	
t <sub>pd</sub>	A	ī	C <sub>L</sub> = 15 pr	$T_A = -40$ °C to 125°C	1		6.5	ns	
	ŌĒ	Υ	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		4.5 <sup>(1)</sup>	7.3 <sup>(1)</sup>		
t <sub>en</sub>	OE	Y	C <sub>L</sub> = 15 pr	T <sub>A</sub> = -40°C to 125°C	1		8.5	ns	
	ŌĒ	Υ	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		6.5 <sup>(1)</sup>	12.2 <sup>(1)</sup>		
t <sub>dis</sub>	OE	Y	C <sub>L</sub> = 15 pr	T <sub>A</sub> = -40°C to 125°C	1		13.5	ns	
			0 50 5	T <sub>A</sub> = 25°C		4.9	7.5		
t <sub>pd</sub>	Α	Y	$C_L = 50 pF$	$T_A = -40$ °C to 125°C	1		8.5	ns	
	ŌĒ	Υ	0 50-5	T <sub>A</sub> = 25°C		5.6	9.3		
t <sub>en</sub>	OE	Y	$C_L = 50 pF$	$T_A = -40$ °C to 125°C	1		10.5	ns	
	ŌĒ	Y	0 50-5	T <sub>A</sub> = 25°C		8.8	14.2		
t <sub>dis</sub>	OE	Y	$C_L = 50 pF$	$T_A = -40$ °C to 125°C	1		15.5	ns	
				T <sub>A</sub> = 25°C			1		
t <sub>sk(o)</sub>				T <sub>A</sub> = -40°C to 85°C			1	ns	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.




## 6.11 Typical Characteristics





#### 7 Parameter Measurement Information



- C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
  - Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PHL</sub> and t<sub>PLH</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




## 8 Detailed Description

#### 8.1 Overview

The SN74LV244 devices are octal buffers grouped in fours, with each group having its own enable pin. The LV family supports high current drive of about 16 mA, thus making it suitable for driving digital signals over longer board lengths. This device is generally used to buffer or incorporate delays between the signals between two microcontroller or peripheral devices.

### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The SN74LV244A, a part of LV family, can work over a wide voltage range from 2 V to 5.5 V. The device features a very low propagation delay of about 6.5 ns when enabled for 5-V  $V_{CC}$ , which allows the device to be used for high-speed applications. The device supports a partial-power-down mode for low quiescent current application, thus making it the buffer of choice in power-efficient circuits. The  $I_{off}$  circuitry also disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### 8.4 Device Functional Modes

The SN74LV244A devices are organized as two 4-bit line drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  must be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

**Table 1. Function Table** 

INP	OUTPUTS	
ŌE	A	Y
L	L	L
L	Н	Н
Н	X	Z



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LV244A device can be used as an 8-channel buffer to drive signals from one controller to another device. Buffers are typically used for signals running on long traces on printed circuit boards or going through connectors linking two printed circuit boards together. Buffers are also used to create delay between the lines to match the edges of two clock or data signals. The high-current capability of the SN74LV244A device also allows a controller to drive LEDs up to 16 mA.

## 9.2 Typical Application




Figure 4. Typical Application Diagram

Copyright © 1997–2015, Texas Instruments Incorporated

Submit Documentation Feedback



## **Typical Application (continued)**

#### 9.2.1 Design Requirements

A 0.1- $\mu$ F bypass capacitor must be placed between each  $V_{CC}$  pin and GND. For best results, each capacitor must be placed as close as possible to the SN74LV244A device.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in Recommended Operating Conditions
  - Inputs and outputs are overvoltage tolerant, which allows them to go as high as 5.5 V at any valid V<sub>CC</sub>
- 2. Recommended output conditions:
  - Load currents must not exceed limits as mentioned in Recommended Operating Conditions
- 3. Frequency selection criterion:
  - Added trace resistance or capacitance can reduce maximum frequency capability; use layout practices as directed in *Layout Guidelines*

## 9.2.3 Application Curve




Figure 5. SN74LV244A Transient response

2 Submit Documentation Feedback



## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply-voltage rating listed in the *Absolute Maximum Ratings* table.

Each  $V_{CC}$  terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If multiple pins are labeled  $V_{CC}$ , then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each  $V_{CC}$  because the  $V_{CC}$  pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. For best results, the bypass capacitor must be installed as close as possible to the power terminal.

## 11 Layout

### 11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace, which results in the reflection. Not all PCB traces can be straight; therefore, some traces must turn corners. Figure 6 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

#### 11.2 Layout Example




Figure 6. Trace Example

Copyright © 1997–2015, Texas Instruments Incorporated



## 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





17-Mar-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
SN74LV244ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244ADBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244ADWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV244A	Sample
SN74LV244APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244APWRG3	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample
SN74LV244APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV244A	Sample



## PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV244ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV244A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV244A:



## **PACKAGE OPTION ADDENDUM**

17-Mar-2017

● Enhanced Product: SN74LV244A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jul-2018

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV244ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV244ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV244ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV244ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV244APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV244APWRG3	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV244APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV244ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

www.ti.com 12-Jul-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV244ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LV244ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74LV244ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV244ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LV244APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV244APWRG3	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV244APWT	TSSOP	PW	20	250	367.0	367.0	38.0
SN74LV244ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0

## DGV (R-PDSO-G\*\*)

## 24 PINS SHOWN

#### PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (R-PVQFN-N20)

## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-4/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N20)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.