


Can you complete a course evaluation?

Feedback is appreciated, and response rates have been low.

Students can find all of their course evaluations here:


<https://aefis.wisc.edu/>

# What do you have to do next



- If you have finished all the exercises through Ex20 then the only block you should have left for the DUT is this (*which is super trivial*)
- But don't think you are done...you have to test this thing

# Push Button Interface



The last thing you have to make is rather trivial. There is a push button hooked to a signal called **tggIMd**. Every time it is released the 2-bit setting (00=>off, 01=>low assist, 10=>medium assist, 11=> max assist) should be incremented.

**NOTE:** setting should **default to 2'b10** upon reset (medium assist).


Recall a pushbutton is asynch to our clock domain so the rise edge detector should have 3 flops in total.



# Assembling the Top Level (eBike.sv)

- Use the **provided eBike.sv** skeleton!!
- Follow the comments in it to instantiate the various sub-units.
- Your done...you're welcome.


# Top Level Testbench (eBike\_tb.sv)



- **eBike\_tb.sv** is provided as a skeleton you can use. The **UART\_rcv** is not part of it, but you might want to add it.

# Top Level Testbench

- eBikePhysics is a model of the hub motor and the inertial sensor.
- Provide it with the FET control PWM signals and it will return hall effect sensor readings and current the motor is consuming. *from brushless*
- Provide it a 16-bit reading of YAW\_RT and it will model the inertial sensor so your inert\_intf block can compute incline.
- YAW\_RT represent angular rate of change (not angular position). If you apply a YAW\_RT in the vicinity of 0x2000 for about a million clock cycles they your bike is going up a pretty steep hill.
- eBikePhysics uses your FET control PWM signals to compute the voltage across the coils. From there it calculates a net torque of the motor, and from there an angular acceleration which is integrated to form angular speed ( $\Omega$ ). There is a variable called omega inside eBikePhysics. You can plot it.
- Angular speed (omega) is also integrated to get angular position (theta). This is modulo at 360 to give a theta that is always in the 0 to 359 range. Every 60 degrees the hall sensor outputs change.
- eBikePhysics also performs calculations to estimate the motor current. This current is fed back into the AnalogModel and your A2D\_intf reads it and feed it to your PID block to close the loop. *current*
- You can apply a positive value of TORQUE and a pulse train for cadence and plot variables as the motor starts to “turn”.






# Top Level Tests (on ModelSim FAST\_SIM = 0)

- This is where the bulk of your work remains:
  - What cases situations are you going to test?
  - Are you going to have multiple smaller test cases or one big super test run?
  - How are you going to make your tests self-checking?
  - What outputs are you looking at? Don't forget there are some handy signals inside eBikePhysics that you can use: omega, torque

# Testing on the Test Platform

- .qsf and .qpf files are provided so you can map your design (via Quartus) to the test platform.
- REMEMBER to change FAST\_SIM to false when testing on the “real thing”

This slide potentiometer on the board mimics the pedaling torque sensor



E-Bike motor is coupled (via chain) to generator. The generator serves as a mechanical load on the motor.


The whole board can tilt counter clockwise (uphill) or clockwise (downhill). Unfortunately the load on the hub motor does not vary with this, so the motor will run faster when you are going up hill.

This slide potentiometer mimics the cadence sensor



# Synthesis

- You have to be able to synthesize your design at the **eBike** level of hierarchy. Write a synthesis script.



You are **NOT** allowed to use **compile\_ultra**

- Your synthesis script should write out a gate level netlist of follower (eBike.vg).
- You should be able to demonstrate at least one of your tests running on this post synthesis netlist successfully.
- Timing (250MHz) is mildly challenging. There is 1.5% extra credit if you achieve 300MHz (but your design will be larger too so watch that).

# Synthesis Constraints:

Constraint:	Value:
Clock frequency	250MHz (yes, I know the project spec speaks of 50MHz, but that is for the FPGA mapped version. The standard cell mapped version needs to hit 250MHz minimum. There is 1.5% extra credit if you meet 300MHz.
Input delay	0.5ns after clock rise for all inputs
Output delay	0.5ns prior to next clock rise for all outputs
Drive strength of inputs	Equivalent to a NAND2X1_RVT gate from our library
Output load	0.15pF on all outputs
Wireload model	16000 square micron size
Max transition time	0.15ns
Clock uncertainty	0.12ns

**NOTE:** Area should be taken after all hierarchy in the design has been smashed.  
Area number to use is total area including interconnect estimate.

Eric's Synthesized Area = 14423

# Post Synthesis Simulation of eBike.vg

- You have to show us post synthesis simulation running on at least one fullchip test on your testbench.

## APR

- You must also use *IC\_Compiler* to produce and APR block of **eBike.vg**