
Figure 9 — published FPGA latency components
Latency (ms)
0
10
20
30
40
50
60
70
0%
10%
20%
Uniform pruning at −1, 3, 6, 9
Tokenization
MSA
MLP
LayerNorm
Residual
ViT I/O