

Vidya Jyothi Institute of Technology (Autonomous)

(Accredited by NAAC & NBA, Approved By A.I.C.T.E., New Delhi, Permanently Affiliated to JNTU, Hyderabad)
(Aziz Nagar, C.B.Post, Hyderabad -500075)

Subject Code: A23405

B.Tech. II Year I Semester Regular Examination, November-2019

Subject Name: Digital Logic Design

BRANCH: CSE&IT Max. Marks: 75

R18

Time: 3 Hours

Note: This question paper contains two Parts A and B.

Part A is compulsory which carries 25 Marks. Answer all the questions.

Part B consists of 5 questions. Answer all the questions.

Bloom's Level:

Remember		L1	Apply	L3	Evaluate		L5
Understand		L2	Analyze	L4	Create		L6
1-			PART - A		10.00.0	Bloom's	
ANSWER ALL THE QUESTIONS							25 Marks
							3M 2M
	Write Demorgan's principles.						3M
4 Wha	What is a K-map? What are its advantages and disadvantages?						2M
5 Dra	Draw Half Adder circuit?						3M
6 Wri	Write any two differences between combinational and sequential circuits?						2M
7 Def	Define the differences among a Latch and FlipFlop?						2M
8 Wri	Write the Excitation table for D flip-flop.						3M
9 Exp	Explain about associative memory.						3M
10 Wh	What are different types of ROMs?						2M
PART - B							50 Marks
ANSWER A	NSWER ALL THE QUESTIONS						
11.i.a) Cor	a) Convert the following octal numbers to hexadecimal A) 2035 B) 6054.263						5M
	Design a 7-bit Hamming code with 1100 for even parity.						5M
b) Design a 7-bit Hamming code with 1100 for even parity. [OR]							
Cor	Convert the following numbers with the given radix to decimal and then to binary						
	A) 5654 ₈ B) 1199 ₁₆						5M
b) Per	Perform the following decimal additions in the 8421 code. A) 25+13 B) 679+536						5M
12,i,a) Cor	i.a) Convert the function into standard sop form $F(A,B,C) = AB+BC+CA$.						7M
							3M
b) Write any five Boolean algebra laws? [OR]							
ii.a) Rec	Reduce the function using k-map $F(A,B,C)=\sum m (0,2,4,6,8,13)+d(1,3,5)$.						5M
	Draw the logic diagram of a 2 line to 4 line decoder.						5M
	Design BCD to Excess-3 code conveter.						7M
b) Dra	Draw the logic diagram of a 4 line to 2line encoder.						3M
[OR]							
ii.a) Des	Design 8*1 multiplexer.						5M
b) Exp	Explain Full- subtractor along with truth table and logic diagram.						5M
14.i.a) Wri	Write the main steps in the synthesis of synchronous sequential circuits.						5M
b) Des	Design 3-bit Asynchronous counter.						5M
				[OR]			
	Design a 4bit Ripple counter.						5M
	Explain different types of shift register.						5M
	What is Auxillary Memory? What is its principal advantage?						5M
b) Dra	Draw the block diagram of cache memory. Explain briefly.						5M
[OR]							
			of Memories.			L2 ·	5M
b) Wri	Write a short note on hit and miss ratio.						5M