

Measuring Different Configuration Parameters of Memory Hierarchy by Running a Program

Akshat Khare

COL718

Measuring Different Configuration Parameters of Memory Hierarchy by Running a Program	2
<b>Setup</b>	<b>3</b>
<b>Method</b>	<b>4</b>
Assessments and Measures	4
For personal computer:	4
CACHE LINE, CACHE SIZE, PAGE SIZE	5
TLB	6
MISS PENALTY	6
PAGE FAULT TIME	7
SET ASSOCIATIVITY OF CACHE	7
For Baadal Server	8
CACHE LINE, CACHE SIZE, PAGE SIZE	9
TLB	10
MISS PENALTY	11
PAGE FAULT TIME	11
SET ASSOCIATIVITY OF CACHE	12
<b>Results</b>	<b>13</b>
Other estimatable parameters	13
Memory Size	13
Instruction cache size:	13
Number of processors	13
<b>References</b>	<b>14</b>

## Setup

I had two machines at disposal:

1. Personal (lab assigned) computer (ubuntu)
2. Server (lab assigned) baadal virtual machine

For getting started with the software I experimented on Mac. I moved to Linux system (Ubuntu) afterwards.

Description of machines:

1. Personal computer (ubuntu):
  - a. L1d cache: 32K
  - b. L2 cache: 256K
  - c. L3 cache: 8192K
  - d. cacheline : 64B
  - e. Page size: 4K
  - f. Tlb size: 64 entries
2. Baadal:
  - a. L1d cache: 32K
  - b. L2 cache: 4M
  - c. cacheline : 64B
  - d. Page size: 4K
  - e. Tlb size: 64 entries

## Method

The program was changed to work on linux machine by taking the time in clock and then in time\_t. Both gave similar graphs and cache parameters extracted came out to be same. I restarted the pc before every run. For server I used screen command to let the server run for long time without continous ssh access. It took almost 2 hours to complete each execution.

## Assessments and Measures

### For personal computer:

Each row is size of array and each column is stride length


	4B	8B	16B	32B	64B	128B	256B	512B	1K	2K	4K	8K	16K	32K	64K	128K	256K	1M	2M	4M	8M	16M	32M
4K	1.6	1.6	1.6	1.6	1.1	0.8	0.5	0.3	0.3	0.8													
8K	1.5	1.5	1.5	1.5	1.5	1.1	0.8	0.5	0.3	0.3	0.8												
16K	1.5	1.5	1.5	1.5	1.5	1.5	1.1	0.7	0.5	0.3	0.3	0.8											
32K	1.5	1.5	1.5	1.5	1.6	1.6	1.5	1.1	0.7	0.5	0.3	0.3	0.8										
64K	1.5	1.5	1.5	1.5	2.9	3.3	3.3	3.3	2.3	1.6	1	0.3	0.3	0.8									
128K	1.5	1.5	1.5	1.6	3	3.6	3.8	3.8	3.9	3	2.2	1	0.3	0.3	0.8								
256K	1.5	1.5	1.5	1.6	3.1	3.6	4.5	4.6	4.7	6	4.3	1.6	1	0.3	0.3	0.8							
512K	1.5	1.5	1.5	1.6	3.2	4	6.2	7.1	8.5	10.3	11.4	6	2.7	1.8	0.6	0.3	0.8						
1M	1.5	1.5	1.5	1.6	3.2	4.1	6.4	7.3	8.8	10.7	11.8	11.5	6.3	2.7	1.8	0.6	0.3	0.8					
2M	1.5	1.5	1.5	1.6	3.2	4.1	6.4	7.2	8.4	10.5	11.6	11.6	10.7	5.9	3.2	1.8	0.6	0.3	0.8				
4M	1.5	1.5	1.5	1.6	3.2	4	6.2	7.1	8.5	10.10	11.11	11.11	11.11	11.11	5.8	2.7	1.8	0.6	0.3	0.8			



We see the first major jump in time from 32K entries, then from 256K entries and then 8M. Hence cache sizes are 32K, 256K and then 8M. The jumps are marked with black lines. We were able to arrive at the results as at each jump the level of cache it corresponded to become unable to serve each access and an abrupt increase in reading time was observed

We see that till 4K stride we get huge increases in time for huge datasets, hence page size is 4K. This is visible in the graph above as a slight increase in miss service time for large data sets, and is 4KB for the graph above.

### ***TLB***



Graph is plotted for read time against array sizes for stride = 4k  
Array size is in x axis.

We see that for 4k strides (page size), we get first major step at 256K.  
Hence tlb has 64 entries = 256k/4k.

This is possible as for size greater than 256k tlb will be fully utilized and page address will have to be fetched into tlb.


### ***MISS PENALTY***

Miss penalty for 32K = 3.3 - 1.6 = 1.7 ns

Miss penalty for 256K = 8.4 - 4.7 = 3.7 ns

Miss penalty for 8M = 28 - 13.4 = 16.6 ns

The miss penalty was of say 32K cache level was calculated by subtracting the stable read time of 32K size from 64K size.

***PAGE FAULT TIME***

Graph is plotted for read time against stride length for different array sizes.  
Stride length is in x axis. Different Array sizes are labeled with different colour lines.

Page fault time:  $91.9 - 4.3 = 86.6$  ns

The page fault is calculated by very large size array's read time at 4k strides - 256k array size read time at 4k strides. In this way every consecutive access will read different page. For 256k there will be no page fault as all addresses will be in 64 pages of 4k page size each in tlb. When array size is large, every read will have page fault and hence page fault in every consecutive read. In this way we can calculate page fault time.

***SET ASSOCIATIVITY OF CACHE***

Set associativity of cache was found out by `getconf -a | grep CACHE` command

L1d cache: 8

L2 cache: 4

L3 cache: 16

**For Baadal Server**

Each row is size of array and each column is stride length

			16	32	64	12	25	51					16	32	64	12	25	51	1	2	4	8	16	32	
	4B	8B	B	B	B	8B	6B	2B	1K	2K	4K	8K	K	K	K	8K	6K	2K	M	M	M	M	M	M	
4K	2.1	2	2.1	2	2.1	1.2	0.7	0.5	0.4	1															
8K	2.1	2	2	2.1	2.1	2	1.1	0.7	0.5	0.4	1														
16																									
K	2	2	2	2.1	2.1	2	2	1.2	0.7	0.5	0.4	1													
32																									
K	2.1	2	2.1	2.1	2.2	2.1	2	2	1.2	0.7	0.5	0.4	1												
64																									
K	2.1	2.1	2.1	2.1	4.4	4.6	4.5	4.4	4.3	2.4	1.5	0.5	0.5	1											
12																									
8K	2	2	2	2.1	4.4	4.4	4.4	4.4	4.4	4.4	2.5	1.6	0.4	0.4	1										
25																									
6K	2	2	2	2	4.3	6	7	7.1	7.5	9.8	9.8	2.5	1.5	0.5	0.5	1									
51							10.	11.	14.	17.	18.	15.													
2K	2	2	2.1	2.1	4.4	6.5	4	8	4	2	8	1	4	2.6	1.1	0.4	0.9								
1							10.	12.	15.	18.	19.	19.	16.												
M	2	2	2	2.1	4.5	6.5	5	6	3	2	7	3	2	6	2.7	1.1	0.5	1							
2								12.	14.		19.	20.	18.	14.											
M	2	2	2.1	2.1	4.5	6.8	11	2	8	18	4	4	4	3	5.8	2.6	1.1	0.4	1						





## Measuring Different Configuration Parameters of Memory Hierarchy by Running a Program

10

Graph is plotted for read time against stride length for different array sizes.  
Stride length is in x axis. Different Array sizes are labeled with different colour lines.


We can see that results diverge from 64B stride hence cache line is 64B.

We see first major jump in time from 32K entries, then from 4M entries  
Hence cache sizes are 32K and then 4M

We see that there is a increase after 256k too but that can be attributable to the contention on server. Or lscpu may be giving the wrong configuration for server. There could also be a level of caching between L1 and L2 we do not know about.

We see that till 4K stride we get huge increases in time for huge datasets, hence page size is 4K

***TLB***



Graph is plotted for read time against array sizes for stride = 4k  
Array size is in x axis.

We see that for 4k strides (page size), we get first major step at 256K.  
Hence tlb has 64 entries = 256k/4k.


## ***MISS PENALTY***

Miss penalty for 32K =  $4.4 - 2 = 2.4$  ns

Miss penalty for 4M =  $25.6 - 19.7 = 7.9$  ns

The miss penalty was of say 32K cache level was calculated by subtracting the stable read time of 32K size from 64K size.

## ***PAGE FAULT TIME***



Graph is plotted for read time against stride length for different array sizes.

Stride length is in x axis. Different Array sizes are labeled with different colour lines.

Page fault time:  $113.5 - 9.8 = 103.7$ ns

The page fault is calculated was calculated by very large size array's read time at 4k strides - 256k array size read time at 4k strides. In this way every consecutive access will read different page. For 256k there will be no page fault as all addresss will be in 64 pages of 4k page size each in tlb. When array size is large, every read will have page fault and hence page fault in every consecutive read. In this way we can calculate page fault time.

## Measuring Different Configuration Parameters of Memory Hierarchy by Running a Program

12

### ***SET ASSOCIATIVITY OF CACHE***

Set associativity of cache was found out by `getconf -a | grep CACHE` command

L1d cache: 8

L2 cache: 8

## Results

We have properly justified and found out each parameter asked in lab programmatically for personal computer and a server computer. Server computer showed level of cache between L1 and L2 which can not be explained.

### Other estimatable parameters

- ***Memory Size***
  - If the size of array is increased to that of physical memory we might be able to get the size of physical memory.
- ***Instruction cache size:***
  - We can try to exhaust instruction cache of 32K size by utilizing more and more instructions
- ***Number of processors***
  - For a constant value of number of process \* array size we can verify similar read time. But if we increase number of process above a limit we will observe a sudden increase in read time. This can be used to estimate number of processors

## Measuring Different Configuration Parameters of Memory Hierarchy by Running a Program

14

### References

Program from [Computer Architecture: A Quantitative Approach 5th edition.](#)