
End to End CNN





Recap: Backward Propagation

- After the forward pass is completed, the first error term is calculated as Y O where Y is a column vector of true labels, O is a column vector of predicted labels.
- ▶ During the backward pass, for the layer with weight matrix W', two items are computed:
 - ► The error term δ^1 is calculated as an elementwise product: $\delta^1 = (Y O).f'(Z)$ where f'(Z) is a column vector where each value represents the gradient of the activation function in the given layer. Z is the output matrix of that layer.
 - ► The gradient of the layer i.e. $\frac{\partial J}{\partial W'}$ which is $A^T \delta^1$ where A was the input matrix for that layer.



Recap: Backward Propagation

- ▶ During the backward pass, for the layer with weight matrix *W*, again two items are computed:
 - ► The error term δ^2 is calculated as $\delta^2 = \delta^1 \mathbf{W'}^T f'(\mathbf{Z})$
 - The gradient of the layer i.e. $\frac{\partial J}{\partial W}$ term which is $\dot{X}^T \dot{\delta}^2$ where X was the input matrix for that layer.



Recap: Backward Propagation


- ▶ In a similar fashion, if there was one more layer with weight matrix W^o , then again the following computations would be done:
 - ► The error term δ^3 is calculated as $\delta^2 \mathbf{W} f'(\mathbf{Z})$ where f'(Z) represents the gradient of the activation function in the given layer.
 - ► The gradient of the layer i.e. $\frac{\partial J}{\partial W^o}$ term which is $X^{oT}\delta^3$ where X^o was the input matrix for that layer.

Let us consider a general scenario with I layers with each layer i having weight matrix W_i .




CNN Layers

N: Number of images/input examples





CNN Training (Layer View)



A_i: Layer i's output W_i: Layer i's weight

 $dW_i: \frac{\partial J}{\partial W_i}$


kf_i computes A_i

kb1_i computes δ_{l-i-1}

kb2; computes dW;



CNN Training (Task Graph View)





GEMM

- ► GEMM is considered to be the core computational kernel in Deep Learning being used in Fully Connected Layers and Convolutional Layers.
- ► Several optimized versions of this has been developed for GPU computing architectures
- ▶ We have discussed a tiled shared memory implementation for GEMM before.
- ▶ We next focus on certain more optimizations for the same.



GEMM

- ► We consider Open Source implementations for Single Precision GEMM where the matrices are stored in column major format.
- ▶ Before CUDA, scientific workflows demanding matrix computations used FORTRAN which considered matrices stored in column major format.

```
for (int m=0; m<M; m++) {
  for (int n=0; n<N; n++) {
   float acc = 0.0f;
  for (int k=0; k<K; k++) {
    acc += A[k*M + m] * B[n*K + k];
  }
  C[n*M + m] = acc;
}
</pre>
```

Reference: https://cnugteren.github.io/tutorial/pages/page1.html



GEMM Optimization 1: Tiling

```
__global__ void GEMM1(const int M, const int N, const int K,
   const float* A. const float* B. float* C) {
           const int row = threadIdx.x; // Local row ID (max: TS)
           const int col = threadIdx.y; // Local col ID (max: TS)
           const int globalRow = TS*blockIdx.x + row; // Row ID of C (0..M)
           const int globalCol = TS*blockIdx.y + col; // Col ID of C (0..N)
           __shared__ float Asub[TS][TS]; __shared__ float Bsub[TS][TS];
           float acc = 0.0f; const int numTiles = K/TS;
           for (int t=0; t<numTiles; t++) {</pre>
            const int tiledRow = TS*t + row; const int tiledCol = TS*t + col;
10
            Asub[col][row] = A[tiledCol*M + globalRow];
11
            Bsub[col][row] = B[globalCol*K + tiledRow];
12
            __svncthreads()
13
            for (int k=0: k<TS: k++)
14
             acc += Asub[k][row] * Bsub[col][k]:
15
16
            __syncthreads()
17
18
           C[globalCol*M + globalRow] = acc; // Store the final result in C
   } // Launch Parameters: <<<(M/TS,N/TS),(TS,TS)>>>
19
```



Scope for Improvement

The previous kernel can be improved by increasing the amount of work of each thread (thread coarsening) The PTX code for the inner k loop (lines 14-15) for two iterations is as follows

```
ld.shared.f32 %f50, [%r18+56];
ld.shared.f32 %f51, [%r17+1792];
fma.rn.f32 %f52, %f51, %f50, %f49;
ld.shared.f32 %f53, [%r18+60];
ld.shared.f32 %f54, [%r17+1920];
fma.rn.f32 %f55, %f54, %f53, %f52;
```

It can be observed that only one out of every three instructions is useful! Increase work per thread in order to reduce number of local memory accesses




GEMM Optimization 2: Coarsening

```
1 __global__ void GEMM2(const int M, const int N, const int K,
2 const float* A, const float* B, float* C) {
   //Code for thread identifiers
   //Code for initializing Local memory
    const int numTiles = K/TS; float acc[WPT]; // WPT-> Work per thread
    for (int w=0: w<WPT: w++) acc[w] = 0.0f:
    for (int t=0; t<numTiles; t++) {</pre>
7
     for (int w=0; w<WPT; w++) { //RTS = TS/WPT : Reduced Tile Size
8
       const int tiledRow = TS*t + row; const int tiledCol = TS*t + col;
       Asub[col + w*RTS][row] = A[(tiledCol + w*RTS)*M + globalRow];
10
       Bsub[col + w*RTS][row] = B[(globalCol + w*RTS)*K + tiledRow];
11
     }
12
     __svncthreads()
13
14
     for (int k=0; k<TS; k++)</pre>
      for (int w=0: w<WPT: w++)</pre>
15
16
       acc[w] += Asub[k][row] * Bsub[col + w*RTS][k];
     __syncthreads()
17
18
    for (int w=0; w<WPT; w++) C[(globalCol + w*RTS)*M + globalRow] = acc[w];
19
   }// Launch Parameters: <<<(M/TS,N/TS),(TS,TS/WPT)>>>
20
```



GEMM Optimization 2: Coarsening

```
ld.shared.f32 %f82, [%r101+4]:
ld.shared.f32 %f83, [%r102];
fma.rn.f32 %f91, %f83, %f82, %f67;
               %f84, [%r101+516];
ld.shared.f32
fma.rn.f32 %f92, %f83, %f84, %f69;
ld.shared.f32
               %f85. [%r101+1028]:
fma.rn.f32 %f93, %f83, %f85, %f71;
ld.shared.f32
               %f86, [%r101+1540];
fma.rn.f32 %f94, %f83, %f86, %f73;
ld.shared.f32 %f87, [%r101+2052];
fma.rn.f32 %f95, %f83, %f87, %f75;
ld.shared.f32 %f88, [%r101+2564];
fma.rn.f32 %f96, %f83, %f88, %f77;
ld.shared.f32
               %f89, [%r101+3076];
fma.rn.f32 %f97, %f83, %f89, %f79;
ld.shared.f32
               %f90, [%r101+3588];
fma.rn.f32 %f98, %f83, %f90, %f81;
```





GEMM Optimization 3: Wider loads

- ► In the previous implementation we increased the amount of work in the column-dimension of C.
- ► The same optimization trick can be done for the row-dimension
- ► The additional advantage for optimizing across the row dimension is using wider data-types.
- ▶ Increasing the work per thread (WPT) in the row-dimension of C can be done by considering vector data-types instead of loops over WPT.
- ► NVIDIA GPUs do not support vector operations (such as multiply or add) in hardware but possess special wider load and store instructions both for the off-chip and the local memory.



GEMM Optimization 3: Wider Data Types

```
_global__ void GEMM3(const int M, const int N, const int K,
  const float8 * A. const float8 * B. float8 * C) {
  //Code for thread identifiers
  // Modify shared memory initialization
   __shared__ float8 Asub[TS][TS/WIDTH];
   __shared__ float8 Bsub[TS][TS/WIDTH];
   float8 acc = { 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f };
   const int numTiles = K/TS;
   for (int tile=0; tile<numTiles; tile++) {</pre>
10
11
     const int tiledRow = (TS/WIDTH)*tile + row;
12
     const int tiledCol = TS*tile + col:
13
     Asub[col][row] = A[tiledCol*(M/WIDTH) + globalRow];
14
     Bsub[col][row] = B[globalCol*(K/WIDTH) + tiledRow];
15
16
     __syncthreads()
```



GEMM Optimization 3: Wider Data Types

```
for (int k=0: k<TS/WIDTH: k++){</pre>
19
       vecB = Bsub[col][k];
20
       for(int w=0: w<WIDTH: w++) {</pre>
21
          vecA = Asub[WIDTH*k + w][row];
22
          switch (w) {
23
          case 0: valB = vecB.s0; break; case 1: valB = vecB.s1: break;
24
          case 2: valB = vecB.s2; break; case 3: valB = vecB.s3; break;
25
          case 4: valB = vecB.s4; break; case 5: valB = vecB.s5; break;
26
          case 6: valB = vecB.s6; break; case 7: valB = vecB.s7; break;
27
28
          acc.s0 += vecA.s0 * valB; acc.s1 += vecA.s1 * valB;
29
30
          acc.s2 += vecA.s2 * valB; acc.s3 += vecA.s3 * valB;
          acc.s4 += vecA.s4 * valB; acc.s5 += vecA.s5 * valB;
31
32
          acc.s6 += vecA.s6 * valB: acc.s7 += vecA.s7 * valB:
33
34
      __syncthreads()
35
36
    C[globalCol*(M/WIDTH) + globalRow] = acc;
37
   } // Launch parameters: <<<(M/TS, N/TS),(TS/WIDTH, TS)>>>
38
```



GEMM Optimization 4: Rectangular Tiles

- ► The Tesla K40 GPU which has 48KB of shared memory per SM, on which multiple thread blocks can execute.
- ► For a 32×32 tile, we consume 2 * 32 * 32 * 4 = 8KB per work-group, so there is some headroom left.
- ► Since both matrix A and B share the dimension K, we y create rectangular tiles.
- ► We can also pre-transpose the matrix B using the optimized transpose kernel used before.




GEMM Optimization 4: Rectangular Tiles

```
__global__ void GEMM4(const int M, const int N, const int K,
            const float* A, const float* B, float* C) {
   // Code for Thread identifiers
    __shared__ float Asub[TSK][TSM];__shared__ float Bsub[TSN][TSK+2]; //Padding
    int numTiles = K/TSK; float acc[WPTN];
    for (int w=0: w<WPT: w++) acc[w] = 0.0f:
    for (int t=0; t<numTiles; t++) {</pre>
     for (int 1=0: 1<LPT: 1++) {
      int tiledIndex = TSK*t + col + 1*RTSN;
10
      int indexA = tiledIndex*M + TSM*get_group_id(0) + row;
      int indexB = tiledIndex*N + TSN*get_group_id(1) + row;
11
      Asub[col + 1*RTSN][row] = A[indexA]; Bsub[row][col + 1*RTSN] = B[indexB];
12
13
14
     __syncthreads()
     for (int k=0: k<TSK: k++)
15
      for (int w=0; w<WPTN; w++)</pre>
16
       acc[w] += Asub[k][row] * Bsub[col + w*RTSN][k];
17
     __syncthreads()
18
19
    for (int w=0; w<WPTN; w++) C[(globalCol + w*RTSN)*M + globalRow] = acc[w];</pre>
20
```



Shared Memory Padding





GEMM Optimization 4: Rectangular Tiles

Key changes:

- ► Global loads from matrix B (since it is transposed)
- ► Shared stores to matrix Bsub (untranspose in local memory)
- ▶ Padding by 2 reduces shared bank conflicts. Note that we pad the memory by 2 rather than 1 to align data to 64-bit (two floats) so that we can benefit from 64-bit loads from local memory.



Key changes:

- ▶ Increase the work per thread in both row and column dimensions.
- ▶ 2D register blocking is very similar to for 2D tiling, but at a different memory level
- ► Key optimization is to reduce shared memory traffic than optimizing from global memory off-chip traffic.



```
#define TSM 128
                                   // The tile-size in dimension M
   #define TSN 128
                                   // The tile-size in dimension N
   #define TSK 16
                                   // The tile-size in dimension K
   #define WPTM 8
                                   // The work-per-thread in dimension M
   #define WPTN 8
                                   // The work-per-thread in dimension N
   #define RTSM (TSM/WPTM)
                                  // The reduced tile-size in dimension M
   #define RTSN (TSN/WPTN)
                                   // The reduced tile-size in dimension N
   #define LPTA ((TSK*TSM)/(RTSM*RTSN)) // Loads-per-thread for A
   #define LPTB ((TSK*TSN)/(RTSM*RTSN)) // Loads-per-thread for B
   //Since TSM and TSN are considered to be equal, load-per-thread for A (LPTA)
10
       is equal to loads per thread for B (LPTB)
11
   dim3 blocks(M/TSM, N/TSN);
12
13
   dim3 threads (TSM/WPTM, TSN/WPTN):
```



```
// Use 2D register blocking (further increase in work per thread)
   __global__void myGEMM6(const int M, const int N, const int K, const float* A,
   const float* B, float* C) {
   // Thread identifiers
    const int tidm = threadIdx.x; // Local row ID (max: TSM/WPTM)
    const int tidn = threadIdx.y; // Local col ID (max: TSN/WPTN)
    const int offsetM = TSM*blockIdx.x; // Work-group offset
    const int offsetN = TSN*blockIdx.y; // Work-group offset
   // Local memory to fit a tile of A and B
10
    __shared__ float Asub[TSK][TSM];
11
12
    shared float Bsub[TSN][TSK+2];
   // Allocate register space
13
14
    float Areg;
    float Breg[WPTN];
15
16
    float acc[WPTM][WPTN];
   // Initialise the accumulation registers
17
    for (int wm=0; wm<WPTM; wm++)</pre>
18
     for (int wn=0; wn<WPTN; wn++)</pre>
10
      acc[wm][wn] = 0.0f:
20
```



```
1  // Loop over all tiles
2  int numTiles = K/TSK;
3  for (int t=0; t<numTiles; t++) {
4  // Step1 : Load one tile of A and B into shared memory
5  // Step2: Loop over the values of a single tile and perform the computation
6  }
7  // Step3: Store the final results in C</pre>
```



Step 1: Loading

```
for (int la=0; la<LPTA; la++) {
   int tid = tidn*RTSM + tidm; int id = la*RTSN*RTSM + tid;
   int row = id % TSM; int col = id / TSM;
   int tiledIndex = TSK*t + col;
   Asub[col][row] = A[tiledIndex*M + offsetM + row];
   Bsub[row][col] = B[tiledIndex*N + offsetN + row];
}

-_syncthreads()
// We represent all the threads (in first and second dimension) by one global variable 'id', and use a loop iterating over the amount of loads per threads (LPTA = LPTB). The variable 'id' is split by modulo and integer division to obtain the row and column IDs.</pre>
```



Step 2: Performing the computation

```
// Loop over the values of a single tile
   for (int k=0; k<TSK; k++) {</pre>
   // Cache the values of Bsub in registers
     for (int wn=0: wn<WPTN: wn++) {</pre>
        int col = tidn + wn*RTSN;
        Breg[wn] = Bsub[col][k];
7
8
9
   // Perform the computation
     for (int wm=0; wm<WPTM; wm++) {</pre>
10
        int row = tidm + wm*RTSM;
11
        Areg = Asub[k][row]; // Cache a single value of Asub into a register
12
        for (int wn=0; wn<WPTN; wn++)
13
14
          acc[wm][wn] += Areg * Breg[wn];
15
16
17
18
   // Synchronise before loading the next tile
   __syncthreads();
19
```



Step 3: Storing in C



GEMM: The core computational kernel for deep learning

- ► GEMM is the most computational heavy kernel used in fully connected layers and convolution layers for a neural network.
- ► The optimized implementations discussed so far focuses during the training phase.
- ► DNN inference refers to only a forward pass over a trained neural network.
- ► Training optimizations are not optimized for inferencing on embedded mobile GPUs



DNN Pruning and Sparse Matrix Operations

- ► Several works have been proposed over the years that focus on pruning the weights of a neural network.
- ► This essentially implies that the weight matrices are now sparse in nature.
- ► Implementations for sparse matrix operations would be beneficial in this context.



Sparse Matrix Vector Multiplication: SpMV

- ► Several works have been proposed over the years that focus on pruning the weights of a neural network.
- ► This essentially implies that the weight matrices are now sparse in nature.
- ► Implementations for sparse matrix operations would be beneficial in this context.



Sparse Matrix Vector Multiplication: SpMV

- ► There exists different formats for storing sparse matrices.
 - ► Diagonal format
 - ► ELLPACK
 - ► Coordinate Format (COO)
 - ► Compressed Sparse Row Format (CSR)




CSR Format

The compressed sparse row format stores a sparse $M \times N$ matrix in row form using three 1-D arrays (val, col, ptr).

- ► The arrays val and col are of length nnz which represents the number of non-zero values in the matrix.
- ► col stores the column index and val stores the non-zero value
- ► The array **ptr** stores the cumulative number of non-zero elements i.e.ptr[i] represents the total number of non-zero elements observed uptil the i-th row. The values of the array are derived from the following recursive equation.
 - 1. ptr[0] = 0
 - 2. ptr[i] = ptr[i-1] + # non-zero elements in the $(i-1)^{th}$ row.



CSR Format Example





SpMV: CPU Implementation

```
1 template <typename T>
2 void spmv_cpu(T *val, T *vec, int *cols, int *ptr, int N, T *out)
3 {
4    for (int i = 0; i < N; i++){
5         T t = 0;
6         for (int j = ptr[i]; j < ptr[i + 1]; j++){
7             int col = cols[j];
8             t += val[j] * vec[col];
9         }
10         out[i] = t;
11   }
12 }</pre>
```



SpMV: CUDA Scalar Implementation

- ► Assign each thread, the task of multiplying one row of the input sparse matrix with the dense vector.
- ► The number of blocks launched by the kernel is therefore equal to *M/BlockSize* where *M* represents the number of rows of the input matrix and *BlockSize* represents the block dimensions used while launching.

Reference: N. Bell and M. Garland, Implementing Sparse Matrix vector Multiplication on Throughput-oriented Processors



SpMV: CUDA Scalar Implementation

```
template <typename T>
   __global__ void spmv_csr_scalar_kernel(T * d_val,T * d_vector,int * d_cols,int
        * d_ptr,int N, T * d_out)
3
    int tid = blockIdx.x * blockDim.x + threadIdx.x;
    for (int i = tid; i < N; i += blockDim.x * gridDim.x)
7
      T t = 0:
      int start = d_ptr[i]; int end = d_ptr[i+1];
   // One thread handles all elements of the row assigned to it
      for (int j = start; j < end; j++)
10
11
        int col = d_cols[j];
12
13
        t += d_val[j] * d_vector[col];
14
      d_out[i] = t:
15
16
17
    } //Kernel Launch parameters: <<<M/BlockSize),BlockSize>>>
```



SpMV: CUDA Vector Implementation

- ► Each warp of 32 threads take care of one row in the matrix.
- ► Shared memory of size equal to the block dimensions used to launch the kernel is leveraged for storing the products of the input sparse matrix and the dense vector.
- ► Once all the partial dot-products are finished for a block, the warps perform a partial reduction.
- ► The first thread of each warp finally writes to the output vector.

Reference: N. Bell and M. Garland, Implementing Sparse Matrix vector Multiplication on Throughput-oriented Processors



SpMV: CUDA Vector Implementation

```
template <typename T>
   __global__ void spmv_csr_vector_kernel(T * d_val, T * d_vector, int * d_cols, int
        * d_ptr,int N, T * d_out)
3
    int t = threadIdx.x; // Thread ID in block
    int lane = t & (warpSize-1); // Thread ID in warp
    int warpsPerBlock = blockDim.x / warpSize; // Number of warps per block
    int row = (blockIdx.x * warpsPerBlock) + (t / warpSize); // One row per warp
7
    __shared__ volatile T vals[BlockDim];
8
    if (row < N) {
Q
     int rowStart = d_ptr[row]; int rowEnd = d_ptr[row+1];
10
     T sum = 0:
11
    // Use all threads in a warp accumulate multiplied elements
12
     for (int i = rowStart + lane: i < rowEnd: i += warpSize){
13
      int col = d_cols[i];
14
      sum += d_val[j] * d_vector[col];
15
16
17
     vals[t] = sum:
     __syncthreads();
18
```



SpMV CUDA Vector Implementation

```
1  // Reduce partial sums
2  if (lane < 16) vals[t] += vals[t + 16];
3  if (lane < 8) vals[t] += vals[t + 8];
4  if (lane < 4) vals[t] += vals[t + 4];
5  if (lane < 2) vals[t] += vals[t + 2];
6  if (lane < 1) vals[t] += vals[t + 1];
7    __syncthreads();
8  // Write result
9  if (lane == 0)
10  d_out[row] = vals[t];
11  }
12 }</pre>
```



Teaching Assistants



Research interests:

Anirban Ghose

PhD scholar in Department of Computer Science and Engineering

IIT Kharagpur

Intelligent Scheduling and Compiler Optimization Techniques for Heterogeneous Architectures



Research interests:

Srijeeta Maity

PhD scholar in Department of Computer Science and Engineering

IIT Kharagpur

Real time scheduling on heterogeneous embedded architectures



References

- 1. Perceptron: https://datasciencelab.wordpress.com/2014/01/10/machine-learning-classics-the-perceptron/
- 2. Neural Networks
 - ► Welch Labs Youtube Videos
 - moDNN: Memory Optimal Deep Neural Network Training on Graphics Processing Units by Chen et al published in TPDS 2019.
 - ► CS231n: Convolutional Neural Networks for Visual Recognition
- 3. GEMM: https://cnugteren.github.io/tutorial/pages/page1.html
- 4. SPMV: https://github.com/poojahira/spmv-cuda/tree/master/code/src



SpMV Adaptive CSR Implementation

- ► The implementation has a separate CPU function that divides the matrix into row-blocks.
- ▶ Depending on the number of non-zero elements in each row and a fixed block size, multiple rows constitute a row-block.

Reference: Greathouse J.L., Daga M. Efficient Sparse Matrix-Vector Multiplication on GPUs Using the CSR Storage Format



Row Block Partitioning

```
int spmv_csr_adaptive_rowblocks(int *ptr,int totalRows,int *rowBlocks)
1
           rowBlocks[0] = 0; int sum = 0; int last_i = 0; int ctr = 1;
           for (int i = 1; i < totalRows; i++) {
           sum += ptr[i] - ptr[i-1]; // Count non-zeroes in this row
           if (sum == BlockDim){ // This row fills up LOCAL SIZE
           last_i = i; rowBlocks[ctr++] = i; sum = 0;
           else if (sum > BlockDim){
           if (i - last_i > 1) { // This extra row will not fit
           rowBlocks[ctr++] = i - 1: i--:
10
11
           else if (i - last i == 1) // This one row is too large
12
13
           rowBlocks[ctr++] = i: last i = i: sum = 0:
14
15
           rowBlocks[ctr++] = totalRows:
16
           return ctr;
17
18
           int countRowBlocks = spmv_csr_adaptive_rowblocks(ptr,M,rowBlocks);
19
```



0______snmv_csr_adantive_kernel<T><<<(countRowRlocks-1)_RlockDim>>>

SpMV Adaptive CSR Implementation

- ▶ The number of blocks launched is equal to the number of row-blocks.
- ► The size of shared memory used is equal to the block dimension used.
- ► Each thread in thread block loads, multiplies each element of the input sparse matrix and input dense vector and stores in shared memory.
- ► The products for each row are summed up by one thread per row.



SpMV

```
template <typename T>
            __global__ void spmv_csr_adaptive_kernel(T * d_val,T * d_vector,int *
2
                d_cols,int * d_ptr,int N, int * d_rowBlocks, T * d_out) {
            int startRow = d_rowBlocks[blockIdx.x];
3
            int nextStartRow = d_rowBlocks[blockIdx.x + 1];
            int num_rows = nextStartRow - startRow; int i = threadIdx.x;
5
            __shared__ volatile T LDS[BlockDim];
            if (num rows > 1) {
7
            int nnz = d_ptr[nextStartRow] - d_ptr[startRow]; int first_col = d_ptr
8
                [startRow]:
            if (i < nnz)
Q
10
            LDS[i] = d_val[first_col + i] * d_vector[d_cols[first_col + i]];
            __svncthreads():
11
12
            // Threads that fall within a range sum up the partial results
            for (int k = startRow + i; k < nextStartRow; k += blockDim.x) {</pre>
13
            T \text{ temp} = 0;
14
            for (int j= (d_ptr[k] - first_col); j < (d_ptr[k + 1] - first_col); j</pre>
15
                ++)
            temp = temp + LDS[i];
16
            d_out[k] = temp;
17
```



SpMV: Adaptive CSR Implementation

```
// If the block consists of only one row then run CSR Vector
            else {
            // Thread ID in warp
            int rowStart = d_ptr[startRow]; int rowEnd = d_ptr[nextStartRow];
            T sum = 0:
            // Use all threads in a warp to accumulate multiplied elements
            for (int j = rowStart + i; j < rowEnd; j += BlockDim) {</pre>
            int col = d_cols[j];
            sum += d_val[j] * d_vector[col];
10
            LDS[i] = sum;
11
12
            __svncthreads():
           // Reduce partial sums
13
            for (int stride = blockDim.x >> 1; stride > 0; stride >>= 1) {
14
            svncthreads():
15
           if (i < stride)</pre>
16
            LDS[i] += LDS[i + stride];
17
18
            if (i == 0) d out[startRow] = LDS[i]:
19
20
```

