

Department of Electronics and Communication Engineering
National Institute of Technology Kurukshetra

SUB: CSIC100

Time: 50 Minutes

Attempt all questions.

1. Find expression of output F of figure 1. Implement F with decoder and OR gate.
2. Design SR flip flop using JK flip flop with proper conversion table.
3. What is Race Around Condition in JK flip flop. How can it be avoided with Master Slave flip flop?




Figure 1 with 2x1 line MUXs

Q_n	S	R	J	K
0	0	X	0	X
0	1	0	1	X
1	0	1	X	0
1	X	0	X	0