# CS221: Digital Design Flip Flops and Register

A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati

## **Outline**

- ✓ Latch Stabilizing RS latch : Level Sensitive
- ✓ Clocked Latch : Flip Flop- Edge Sensitive
  - Master Slave Latches
- RS, D, JK, T flip flops
- Characterization Table and Equation
  - RS, D, JK and T Flip flop
- Excitation Table and Equation
  - RS, D, JK and T Flip flop
- Registers, MF Register and Memory

#### **Conventions**

- The circuit is set means output = 1
- The circuit is reset means output = 0
- Flip-flops have two output Q and Q'
- Due to time related characteristic of the flip-flop:
  - −Q<sub>t</sub> or Q: present state
  - $-Q_{t+1}$  or  $Q^+$ : next state




0 1 2 3

#### 4 Type of Flip Flop

- SR Flip Flop : Set/Reset Flip Flop
- D Flip Flop: Data Flip Flop to store Bit
- **J-K Flip Flop**: Unavoidable SR=11 state to Toggle (All input values are useful)
  - The JK Flip Flop was named to honuor "Jack Kilby" of Texas Instrument engineer who invented the concept of IC.
- T Flip Flop: Toggle Flip Flop

## **Master Slave J-K Flip Flop**




## J-K Flipflop

J	K	Q+
0	0	Qt
0	1	0
1	0	1
1	1	Qt'

$$Q^+=K'Q+JQ'$$


## J-K Flip Flop

- To synthesize a D flip-flop, simply set K equal to the complement of J.
- The JK flip-flop is a universal flip-flop
  - Because it can be configured to work as any FF
  - T flip-flop or D flip-flop or SR flip-flop.





#### Toggle Flip-Flop: T FF

• J=K=1, Q+= Q'



#### **4 Types of Flip-Flops**







## **Characteristic Equations**

- A descriptions of the next-state table of a flip-flop
- Constructing from the Karnaugh map for  $Q_{t+1}$  in terms of the present state and input

### **Characteristic tables**

- The tables that we've made so far are called characteristic tables.
  - They show the next state Q(t+1) in terms of the current state Q(t) and the inputs.
  - For simplicity, the control input C is not usually listed.
  - Again, these tables don't indicate the positive edgetriggered behavior of the flip-flops that we'll be using.

J	K	Q+
0	0	Qt
0	1	0
1	0	1
1	1	Qt'

D	Q+
0	0
1	1


T	Q+
0	Qt
1	Qt'

#### JK FF: Characteristic equations

 We can also write characteristic equations, where the next state Q(t+1) is defined in terms of the current state Q(t) and inputs.

J	K	Q+
0	0	Qt
0	1	0
1	0	1
1	1	Qt'


#### Given a D FF: Construct JK FF



$$D = K'Q + JQ'$$


#### D FF and T FF: Characteristic equations

 We can also write characteristic equations, where the next state Q(t+1) is defined in terms of the current state Q(t) and inputs.




Q+= T'Q+TQ' = T 
$$\oplus$$
 Q  
Q(t+1) = T'Q(t) + TQ'(t) = T  $\oplus$  Q(t)

#### Given a D FF: Construct T FF




$$D = TQ' + T'Q$$

#### **RS FF: Characteristic equations**



#### Given a D FF: Construct RS FF



#### All FF: Characteristic equations

Flip Flop Type	Characteristic Equation
SR	$Q^{+}=S+R'Q (SR=0)$
JK	Q+= JQ'+K'Q
D	Q <sup>+</sup> =D
T	Q⁺=TQ'+T'Q=T⊕Q

#### FF with Asynchronous Inputs


- S-R, D and J-K inputs are synchronous inputs
  - As data on these inputs are transferred to the flipflop's output
  - Only on the triggered edge of the clock pulse.
- Asynchronous inputs affect the state of the flipflop independent of the clock
- Example:
  - Preset (PRE) and clear (CLR)
  - or direct set (SD) and direct reset (RD)

#### FF with Asynchronous Inputs

- When PRE=HIGH, Q is immediately set to HIGH.
- When CLR=HIGH, Q is immediately cleared to LOW.
- Flip-flop in normal operation mode when both PRE and CLR are LOW.

#### **Asynchronous Inputs**

A J-K flip-flop with active-LOW preset and clear inputs.



## Register

- D FF store one bit
- Register: Store multiple bit simultaneously

## **Register**


- Register
  - Parallel Load, Parallel out : (PIPO)
  - Serial Load, Wrap around load, Serial out (SISO)
  - PISO, SIPO Register
- Multifunction Register: How to design?
- Memory Design using array of PIPO registers


#### Important point in register

- 1. Input get reflected to output : Just before rising edges
- 2. Don't play with clock, it will add delay to clock and disturbed the other circuit
- 3. Use Mux for multiple inputs to D-FF of registers

#### **Registers**

- Group of *D* Flip-Flops
- Synchronized (Single Clock)
- Store Data






See carefully: Input at the dotted will be reflected to output: Just before rising edges

#### Registers with Parallel Load


Control Loading the Register with New Data



LD	Q(t+1)
0	Q(t)
1	D


#### Registers with Parallel Load

Should we block the "Clock" to keep the "Data"?



#### **Registers with Parallel Load**

Circulate the "old data"



#### **Shift Registers**

- Register (Set of FFs)
- 4-Bit Shift Register (Example)
- Serial in Serial Out (SISO)

#### **Shift Register**

- Right Shift Example (Left shift is similar)
  - Move each bit one position right
  - Shift in 0 to leftmost bit

Q: Do four right shifts on 1001, showing value

after each shift


A: 1001 (original)

0100

0010

0001


0000



Register contents before shift right

Register contents after shift right


#### **Shift Register**



Register contents before shift right


Register contents after shift right

 Implementation: Connect flip-flop output to next flip-flop's input




#### **Shift Registers**

- 4-Bit Shift Register
- Serial in Serial Out (SISO)




#### **Shift Registers (SISO)**




#### **Shift Register with Control**

- To allow register to either shift or retain, use 2x1 muxes
  - Shift Control: shr: 0 means retain, 1 shift
  - shr\_in: value to shift in : May be 0/1, or right most bit



#### **Shift Register with Control**

Shift Control=1, Do one right shift per cycle



#### **Shift Register with Control**

#### Shift Control=0, No change to Data

