CS 223 Computer Architecture and Organization

Control Transfer Instructions




Professor

Department of Computer Science & Engineering Indian Institute of Technology Guwahati, Assam.

Instruction Cycle

- Two steps:
 - Fetch
 - Execute



- Unconditional Branch (BR)
- Format: OPCODE Target Address

Fetch Phase:

t1: MAR <- PC, Read

t2: MBR <- Memory

PC <- PC + 1

t3: IR <- MBR

Execute Phase:

t4: PC <- IR_{Address}

- Unconditional Branch
- Format:

OPCODE

Target Address

Fetch Phase:

Execute Phase:

t1: MAR <- PC, Read

t2: MBR <- Memory

PC <- PC + 1

t3: IR <- MBR

- Conditional Branch (BRZ: Branch on Zero)
- Format:

OPCODE

Target Address

Fetch Phase:

t1: MAR <- PC, Read

t2: MBR <- Memory

PC <- PC + 1

t3: IR <- MBR

Execute Phase:

t4: If $(Z = 1) PC \leftarrow IR_{Address}$

- Conditional Branch (BRZ: Branch on Zero)
- Format:

OPCODE

Target Address

Fetch Phase:

Execute Phase:

t1: MAR <- PC, Read

t2: MBR <- Memory


PC <- PC + 1

t3: IR <- MBR

Subroutine/Procedure/Function

- Independent unit of code to perform a subtask of the main task.
- Used in modular programming
- How to provide facility for procedure call
- Macros in Programming languages like C
- In case of Interrupt, device service routine is executed

Nested Procedure Calls



Procedure Call

- Tasks to be performed before procedure CALL
 - Retain the current status of the processor
 - After returning from procedure/interrupt routine, we must restart the execution from the point where we have stopped.
- Current status of the processor
 - Program Counter
 - Program Status Word (PSW)
- How to Retain these information
- Any other information need to be saved?

Modification in Organization

- Store the relevant information in main memory
 - Implement a stack in MM (Control Stack)
- Need to keep the address where to store
 - Use of a register, SP: Stack Pointer
 - To keep the address of the Top of the Stack
- After completion of the procedure, restore the information from stack

Instructions

- PUSH R
 - source is the register R
- POP R
 - destination is the register R
- CALL address
 - starting address of the procedure
- RETURN

Four different ways for implementation

PUSH (Execute)

PUSH Ri

- MAR <- SP</p>
- MDR <- Ri
- Write
- SP <- SP 1

POP (Execute)

- POP Ri
 - SP <- SP +1
 - MAR <- SP</p>
 - Read
 - Ri <- MDR</p>

CALL (Execute)

• CALL


- MAR <- SP</p>
- MDR <- PC</p>
- Write
- SP <- SP -1
- MAR <- SP</p>
- MDR <- PSW
- Write
- SP <- SP -1
- PC <- IR_{address}

RETURN (Execute)


RETURN

- SP <- SP + 1</p>
- MAR <- SP</p>
- Read
- PSW <- MDR</p>
- SP <- SP + 1
- MAR <- SP</p>
- Read
- PC <- MDR</p>


Instruction Cycle with Interrupts



Simple Interrupt Processing



Memory and Registers for an Interrupt



(a) Interrupt occurs after instruction at location N

(b) Return from interrupt