



- Basis of each RAM cell is an S-R latch
- Note that data goes to both S and R
- Select enables operation


3/17/2021


• Read/write enables read OR write, but not both





- Basis of each RAM cell is an S-R latch
- Note that data goes to both S and R
- Select enables operation
- Read/write enables read OR write, but not both







- Basis of each RAM cell is an S-R latch
- Note that data goes to both S and R
- Select enables operation

3/17/2021

• Read/write enables read OR write, but not both







- Basis of each RAM cell is an S-R latch
- Note that data goes to both S and R
- Select enables operation

3/17/2021


• Read/write enables read OR write, but not both






2 inputs and 2² outputs

S1	SO	Q 3	Q ₂	Q ₁	Q_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0




When Enable = 0 all outputs are 0 irrespective of S0 and S1. The circuit behaves as a decoder only when Enable =1 Enable can be used to switch ON or switch OFF decoding.



RAM


- Address inputs go into decoder
 - Only one output active
- Word line selects a row of bits (word)
- Data passes through OR gate
- Each binary cell (BC) stores one bit
- Input data stored if Read/Write is 0
- Output data driven if Read/Write is 1



Shivashankar B Nair CS101-2021


RAM

- Address inputs go into decoder
 - Only one output active
- Word line selects a row of bits (word)
- Data passes through OR gate
- Each binary cell (BC) stores one bit
- Input data stored if Read/Write is 0
- Output data driven if Read/Write is 1



Shivashankar B Nair CS101-2021

RAM READING



3/17/2021

Shivashankar B Nair CS101-2021

Typical →

Data input bus

Data output bus


Address

Read/Write control

Chip Select

Size: m x n

where m = no. of words & n = bits/word



3/17/2021 Shivashankar B Nair CS101-2021

ORGANIZING LEVELS OF MEMORY (STORAGE)



Storage	Almirah	Ráck	Study Table
Capacity (books stored)	High	Medium	Small
Speed of Access	Slow	Medium	Fast
Transfers done in one stroke	Several Books	One book	Page

Shivashankar B Nair CS101-2021

LEVELS OF THE MEMORY HIERARCHY

