# Scuba Chat Project Update 5/17

Akshaya Bhat, Lilian Vu, Sienna Landa, Sophie Harris

## **Project Overview**

### **Project Objective**

- Create an underwater transmitter and receiver using a piezoelectric transducer to generate ultrasound waves
- Implement the transceiver on our PYNQ FPGAs and ARM cores, with analog elements limited to the transducers, amplifiers, and a bandpass filter on the receiver side.



### **Minimum Viable Product (MVP)**

#### • Basic Goals:

- Successfully send information over the underwater acoustic channel
- **Prototype PYNQ boards** with waterproof transducer cabled to it that can be dipped several feet into the water or a swimming pool or lake to send data
- Create one Transmitter and one Receiver for one way communication.
- Have a high enough data rate to send small snippets of text without noticeable delay
- Bit error rate should be around 1% (10<sup>-2</sup>)

## **Last Two Weeks**

### **Tx Software**

- Integration of TX ARM code with the DAC
  - Created a custom pmod\_dac python file to read the output voltages
  - These voltages are passed to PMOD DAC with customized function to transmit over DAC
- Updated TX ARM code with configuration changes:
  - Reduce the oversample rate
  - Output samples to a file in order to read them to the DAC

#### **Tx Software**

```
void SendBuffer (u32 cmd) {
In [4]:  def run transmit():
                                                                                                                                                                                                                                                                                                                                                                       int i;
                                                  # Load transmit data from file
                                                  with open("/home/xilinx/pyng/tx out.dat", mode='rb') as file:
                                                                                                                                                                                                                                                                                                                                                                       int num;
                                                               file content = file.read()
                                                                                                                                                                                                                                                                                                                                                                      u16 sample1;
                                                  float strs = file content.split(b" ")
                                                 volt floats = [float(x) for x in float strs if x != b'']
                                                                                                                                                                                                                                                                                                                                                                      u16 sample2;
                                                 max voltage = max([abs(x) for x in volt floats])
                                                 # shift the voltages so all are positive and scale to 12 bit uint (store as 16 bit uint)
                                                                                                                                                                                                                                                                                                                                                                       WriteBuffer[3] = 0x55;
                                                 volt pos = [x + max voltage for x in volt floats]
                                                                                                                                                                                                                                                                                                                                                                       WriteBuffer[0] = 0x03;
                                                  DAC MAX = 4095
                                                 volt scaled = np.asarray([np.uint16(x*(DAC MAX/(2*max voltage))) for x in volt pos])
                                                  #volt scaled = array.array('i', [np.uint16(x*(DAC MAX/(2*max voltage))) for x in volt pos])
                                                                                                                                                                                                                                                                                                                                                                       u8 channels = 0;
                                                  print(volt scaled[0:10])
                                                                                                                                                                                                                                                                                                                                                                      u16 delay = 87;
                                                  #print(dir(volt scaled.buffer info()[0]))
                                                  pointer, read only flag = volt scaled. array interface ['data']
                                                  print(hex(pointer))
                                                                                                                                                                                                                                                                                                                                                                         //u32 *num addr = (u32 *) cmd;
                                                  print((pointer))
                                                                                                                                                                                                                                                                                                                                                                       u32 * num addr = (u32 *) (cmd | 0x20000000);
                                                 #for i in range(len(volt scaled)):
                                                 # print(hex(ctypes.addressof(volt scaled.buffer info()[0].contents[i])))
                                                                                                                                                                                                                                                                                                                                                                         for(i=0; i<3776; i++) {
                                                 # print(volt scaled[i].data)
                                                                                                                                                                                                                                                                                                                                                                                              num = *num addr;
                                                  print("writing to dac...")
                                                                                                                                                                                                                                                                                                                                                                                               sample1 = num & 0xFFFF0000;
                                                  dac.write(pointer 0x000000003)
                                                                                                                                                                                                                                                                                                                                                                                              sample2 = num & 0x0000FFFF;
                                                                                                                                                                                                                                                                                                                                                                                              WriteBuffer[2] = sample1 & 0xff;
In [5]: ▶ run_transmit()
                                                                                                                                                                                                                                                                                                                                                                                              WriteBuffer[\underline{1}] = (channels <<\underline{4}) | ((sample1 >> \underline{8}) & \underline{0} \times \underline{0} + \underline{0
                                       [2864 844 2589 2675 770 2882 2342 922 3024 2009]
                                                                                                                                                                                                                                                                                                                                                                                              spi transfer(device, (char*)WriteBuffer, NULL, 4);
                                      0x1212470
                                       18949232
                                                                                                                                                                                                                                                                                                                                                                                              delay plus (delay);
                                       writing to dac...
                                      18949235
```

### **Rx Software**

- Implemented upsampled portion of the receiver for FPGA
  - In process of integrating with ADC
- Implemented downsampled portion of the receiver for ARM
  - Descrambling, decoding, channel equalization
  - Used someone else's viterbi decoder code because it worked better than what we were doing:
    - https://github.com/williamyang98/ViterbiDecoderCpp/tree/master
  - Communicates with upsampled code via a DMA


### **Rx Upsampled**

- Connecting ADC to DMA to Custom IP Block through FPGA
  - Using XADC Wizard
  - Make sure IP meets resource utilization and timing requirements
- Can receive ADC data and pass to IP block

dules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT
receiver					1071	8.568E3		1072		no	127	100	26424	53223
© receiver_Pipeline_VITIS_LOOP_68_1					248	1.984E3		248		no	30		1092	89
© receiver_Pipeline_VITIS_LOOP_79_2					99	792.000		99		no			62	62
© receiver_Pipeline_VITIS_LOOP_142_9					248	1.984E3		248		no			1092	89
@ receiver_Pipeline_VITIS_LOOP_91_3	🔞 II Violation				54	432.000				no		16	32	304
© receiver_Pipeline_VITIS_LOOP_100_4						72.000				no			306	466
⊚ receiver_Pipeline_VITIS_LOOP_111_5						48.000				no			922	483
⊚ receiver_Pipeline_VITIS_LOOP_118_6					14	112.000		14		no			84	482
⊚ receiver_Pipeline_VITIS_LOOP_124_7						72.000				no			51	114
⊚ receiver_Pipeline_VITIS_LOOP_130_8						48.000				no			157	128
⊚ receiver_Pipeline_VITIS_LOOP_159_10	)				146	1.168E3		146		no		16	955	805
					38	304.000		38		no			604	885
@ receiver_Pipeline_VITIS_LOOP_181_12					21	168.000		21		no			636	910
© receiver_Pipeline_VITIS_LOOP_191_13	3				21	168.000		21		no			443	600
					12	96.000		12		no			456	621
◎ receiver_Pipeline_VITIS_LOOP_211_15	5				12	96.000		12		no			247	349
	5				20	160.000		20		no			134	190
⊚ receiver_Pipeline_VITIS_LOOP_228_17					11	88.000		11		no			76	129
⊚ receiver_Pipeline_VITIS_LOOP_237_18	3					56.000				no			254	150
@ receiver_Pipeline_VITIS_LOOP_244_19	•					32.000				no			102	330
@ receiver_Pipeline_VITIS_LOOP_265_20	0 000 II Violation				138	1.104E3				no		64	12195	32543
© receiver Pipeline VITIS LOOP 276 21				-	226	1.808E3		226	=	no	0	0	11	88


### Receiver - Demo (Sig Gen - ADC)


...




#### UC San Diego

### Tx-Rx Square Wave Demo (DAC-ADC)






#### **Tx-Rx Buttons Demo**



**Green Button Pressed** 

**Red Button Pressed** 



UC San Diego

### **Goals for the last 2 weeks**

- Deadline Task (Team member)
- 5/5 Interface w/ DAC and ADC (Akshaya)
- 5/5 Integrate ADC w/ Rx (Akshaya & Sophie)
- 5/7 Implement Rx viterbi decoder (Lilian)
- 5/7 Verify sine wave is Tx'ed and Rx'ed (Sienna)
- 5/11 Test Bandpass Filter (Sienna)
- 5/11 Integrate DAC w/ Tx (Akshaya)
- 5/16 Implement Tx & Rx User Interface (Sienna)
- 5/16 Determine if Automatic Gain Control (AGC) is needed (Akshaya)
- 5/16 Integrate upsampled + downsample Rx and optimization (Lilian & Sophie)
- 5/16 Test system from Tx to Rx (Everyone)



### **Simon Peter Sacramento Landa**







## **Next Two Weeks**

UC San Diego

### **Goals for the next 2 weeks**

- Interface DAC and ADC with transducer and amplifier
- Integrate ADC + upsampled IP + downsample ARM
- Test Bandpass Filter
- Integrate user interface with Tx and Rx
- Verify system from Tx to Rx



### **Verification Plan**

- 1. Verify downsampled tx/rx
  - Pass the results of the downsampled tx directly to the downsampled rx
- 2. Verify entire tx/rx software
  - Pass the results of the tx software into the rx software
- 3. Verify software + DMAs, DAC and ADC
  - Wire the DAC and ADC together and send data end to end
- 4. Field test: Verify end to end with transducers through water
  - Test in a pool, dip the transducers in water and send data

### **Problems to Solve**

- Limits in range of ADC sampling frequency, we can't run at our desired sampling rate
- DMA doesn't like to run taking in 128 samples at a time and outputting 1 at a time
- DAC seems to decrease voltage value too slowly after write