## DR. BABASAHEB AMBEDKAR TECHNOLOGICAL UNIVERSITY, LONERE


## **End Semester Examination – Winter 2018**

Course: B. Tech. in Electronics and Telecommunication Engineering
Subject Name: Digital Logic design
Max Marks: 60
Date:10/12/2018
Sem: III
Subject Code: BTEXC305
Duration: 3 Hr.

## Instructions to the Students:

- 1. The level question/expected answer as per OBE or the Course Outcome (CO) on which the question is based is mentioned in () in front of the question.
- 2. Use of non-programmable scientific calculators is allowed.
- 3. Assume suitable data wherever necessary and mention it clearly.

Q. 1	A)	Simplify following expression using K-Map	(COs) (1,2)	Marks 06	17 3
	B)	$f(A,B,C,D) = \sum m (1,4,7,12,13, 14,15) + d(0,5,8)$ Implement following using multiplexer	(1,2)	06	
	D)	(a) Half-adder (b) Half-subtractor			
Q. 2	A) B)	Design 3-bit synchronous up counter using JK flip flop.  Draw and explain Universal shift Register.	(2,3) (2,3)	06 06	
Q. 3	-)	Draw state diagram for given sequential circuit shown in figure 1.	(2,3)	12	



**Q.4** A) Define and explain: (2) 06 i)Fan in and Fan out ii) Noise immunity iii) Propagation Delay Explain in brief the operation of CMOS NAND Gate with schematic B) (2) 06 diagram. Implement given Boolean functions using PLA, PAL and PROM (2,3)06 **O5**. F1 (A,B,C)=  $\sum m(0,2,6,7)$  $F2(A,B,C) = \sum m(1,3,4,5,7)$ Write VHDL code for Mux 4:1 using dataflow and behavioural B) **(4)** 06 architecture style. Draw combinational circuit for Binary Parallel Adder and Subtractor. 06 **O6.** A) (3) Draw Asynchronous 4 bit up counter with clock waveform. (2,3)06 B)