指令	31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0
OpCode: AND/EOR/SUB/RSB/ ADD/ADC/SBC/RSC/ TST/TEQ/CMP/CMN/ ORR/MOV/BIC/MVN	0 0 I OpCode S Rn Rd Operand 2																										
	-																										
MUL/MLA	-	0	0	0	0	0	0	Α	S	Rd		Rn			Rs			1	0	1	1		Rm				
UMULL/UMLAL/ SMULL/SMLAL		0	0	0	0	1	U	Α	S	RdHi			RdLo			Rs			1	0	0	1		Rm			
MRS		0	0	0	1		Ps		0	1			1			d	•	0	0		0	0	0	0	0	0	0 0 0
MSR		0	0	0	1	0	Pd		0	1		0	1	1	1	1	1	0	0	0	0	0	0	0	0		Rm
MSR(only flag)	1	0	0	_	1	0	Pd	1	0	1	0	0	0	1	1	1	1				S	our	ce	ope	eran	d	
BX	Condition	0	Λ	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1		Rn
B/BL	field	1	0	1	Ť	Ŭ	U		U		<u> </u>	1 -					Off	fset				U	U	U			IXII
SWI	neid	1		1	1							Co	mr	ner	nt fi	eld		ored by Processor)									
0111			_	_	_								1111			l l	(·g·		00				J.,				
LDRB/STRB/ LDRW/STRW		0	1	_	Р	U	В	W	L		F	Rn			R	?d		Offset									
LDRH/STRH/		0	0	0	Р	U	0	W	L		F	₹n			R	?d		0	0	0	0	1	S	Н	1		Rm
LDR <mark>SB</mark> /STRSH		0	0	0	Р	Ū	1	W	L			Rn				?d			Off	_	_	1	S				Offset
	1																										
LDM/STM		1	0	0	Р		S	W	L			₹n						Register list									
SWP		0	0	0	1	0	В	0	0		F	₹n			R	?d		0	0	0	0	1	0	0	1		Rm
CDP		1	1	1	0		CP		С			Rn				Rd			CF				CP		0		CRm
MRC/MCR		1	1	1	0		PΟ		L			Rn				?d			CF				CP		1		CRm
LDC/STC		1	1	0	Р	U	Ν	W	L		F	₹n			C	Rd			CF)# 					Of	fset	
Undefined	04100100100	0	_	1	0.	100	0.0	104	0.0	1.0	146						(XXX		4.0		_					1	XXX
指令	31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0

		算术运算指令	ADD、ADC、SUB、SBC、RSB、 RSC、MUL、MLA、UMULL、 UMLAL、SMULL、SMLAL						
	数据处理指令	逻辑运算指令	AND、EOR、ORR、BIC(与非)						
		测试比较指令	TST、TEQ、CMP、CMN						
		数据传送指令	MOV、MVN						
ARMV4T		数据加载指令	LDR、LDM						
	数据存取指令	数据存储指令	STR、STM						
		数据交换指令	SWP						
		分支跳转指令	BX、B、BL						
	控制流指令	异常产生指令 (软件中断指令)	SWI						
	协处理器指令	CDP、MCR、MRC、LDC、STC							

notes	AND/ORR/EOR/BIC: Rd:=Op1 AND/OR/EOR/AND NOT Op2
	TST/TEQ/CMP/CMN: set CPSR condition codes on Op1 AND/EOR/-/+/ Op2