



# Pre-Silicon Security Evaluation

Johan MARCONOT, David HELY (LCIS)  
Gisela SCHACH (Link&ium)

Lille, 8 September 2021





# Technology Transfer from the Lab



- Embedded system laboratory from Grenoble Alpes University
- Security from hardware to software, attack and countermeasure
- Solution, tool and methods for the industry needs => EDA4Sec



60  
RESEARCHERS

13  
COLLABORATIVE  
PROJECTS

220  
PEER-REVIEWED  
ARTICLES

700  
CONFERENCE  
PAPERS



- Accelerating innovation from public research
- Funding for emerging technologies from the labs
- Facilitating transfer to industry
- Creating deeptech startups in the Alpes



59  
STARTUPS  
created



191  
TECHNOLOGY  
TRANSFER  
projects



45  
M€  
invested



165  
PATENTS  
leveraged by  
projects



# Agenda

---

1. Hardware security issues in IC conception
2. Focus on fault attack evaluation
3. EDA4Sec : a software tool providing probabilistic analysis and automated countermeasures early in the design flow



# Growing Concern in Industry

63%

of companies have been targeted in 2019 by hackers through hardware or silicon-level vulnerability

70%

are unsatisfied of the silicon-level security offered by their hardware vendors


\*Investigation carried out by Forrester, interviews were conducted with decision makers for 307 companies.  
<https://www.delltechnologies.com/en-us/endpoint-security/index.htm#scroll=off&overlay=/en-us/collaterals/unauth/analyst-reports/solutions/dell-bios-security-the-next-frontier-for-endpoint-protection.pdf>

FIC 2021, Lille, 8 september 2021

# Hardware Attacks


- Over hundred methods to compromise IC security through physical vulnerability are reported today
  - Mainly due to lack of security integration during the IC design flow

## Side channel attack



*Leaked secret data through power, timing or EM analysis (even photon or heat dissipation)*

## Fault injection attack




*Provoke errors in systems' security protocol or critical functions (often exploitable faulty result or behavior)*



# Security Challenge for Conventional EDA tools

- Functional and parametric verification, performance optimization
  - Provided by conventional tools (Mentor, Synopsys, Defacto)




- **Security characterization against real-world vulnerabilities**
  - **Fault injection sensibility ? Side channel leakage ?**



# Security Challenge for Conventional EDA tools

- Functional and parametric verification, performance optimization
  - Provide by classic tools (Mentor, Synopsys, Defacto)



- Security analysis : fault injection sensitivity ? Side channel leakage ?

*Avoid costly ad-hoc integration security*

*\*Electronic Design Automation*



# Agenda

---


1. Hardware security issues in IC conception
2. Focus on fault attacks evaluation
3. EDA4Sec : a software tool providing probabilistic analysis and automated countermeasures early in the design flow



# Fault Attack Problems

- One fault, at the right moment onto a critical signal can break IC security
  - Several means : laser, clock glitch, power glitch, EM...


*Fault injection impacting  
an output value*



# Fault Attack Problems

- One fault, at the right moment onto a critical signal can break IC security
  - Several means : laser, clock glitch, power glitch, EM...


*Fault injection impacting  
an output value*



- Modify the status of **critical** register used in security protocol : authentication, right access management, ciphering...

# Fault Attack Problems

- One fault, at the right moment onto a critical signal can break IC security
  - Several means : laser, clock glitch, power glitch, EM...




- Modify the status of **critical** register used in security protocol : authentication, right access management, ciphering...
- Can be **undetected** during algorithm execution

# Fault Attack Problems

- One fault, at the right moment onto a critical signal can break IC security
  - Several means : laser, clock glitch, power glitch, EM...

*Fault injection impacting*

***Which logic part is sensitive to fault injection ?***



***Is there a risk of fault propagation ? What is the impact of the attack ?***

***Which registers are manipulating critical data ?***


***How to detect the errors due to fault injection ?***

# Fault Attack Problems

- One fault, at the right moment onto a critical signal can break IC security
  - Several means : laser, clock glitch, power glitch, EM...

*Fault injection impacting*

***Which logic part is sensitive to fault injection ?***




***Is there a risk of fault propagation ? What is the impact of the attack ?***

***Which registers are manipulating critical data ?***

***How to detect the errors due to fault injection ?***

# Fault Attack Evaluation : Current Solutions

- Simulator tool evaluate the random fault scenario impacts
  - As a current practice in EDA software
  - Identify and observe the fault effects




## Fault list establishment

- Fault condition (input signal, fault type)
- Impacted outputs

# Fault Attack Evaluation : Current Solutions

- Simulator tool evaluate the random fault scenario impacts
  - As a current practice in EDA software
  - Identify and observe the fault effects



## Fault list establishment


- Fault condition (input signal, fault type)
- Impacted outputs

## Challenge

- Very time consuming for large design
- Lack of sensitivity metrics to characterize the faults

# Fault Attack Evaluation : Current Solutions

- Simulator tool evaluate impacts of random fault scenario
  - As a current practice in EDA software
  - Identify and observe the fault effects




## Fault list establishment

- Fault condition (input signal, fault type)
  - Impacted outputs
- Challenge**
- Very time consuming for large design
  - Lack of sensitivity metrics to characterize the faults

- Formal engine can verify fault propagation
  - Initially used to property design verification

*Fault perimeter is exhaustively evaluated by the formal engine*



## Optimized fault evaluation

- Exhaustive and correct fault list
- Still face the same challenge for sensitivity




# Fault Attack Evaluation : Current Solutions

- Simulator tool evaluate impacts of random fault scenario
  - As a current practice in EDA software
  - Identify and observe the fault effects

*Sig0 :*  
*00110101*

*Sig1 :*  
*10101110*



Challenge

Fault list establishment


- Fault condition (input signal, fault type)
- Impacted outputs

***But which logic part is sensitive to fault injection ?***

- Formal engine can verify fault propagation
  - Initially used to property design verification

*Fault perimeter exhaustively evaluated by formal engine*

*Sig0 : 00000*  
*Sig1 : 00001*  
*....*  
*SigX : 11111*



*Verified faults*

*sig13 : 10101*  
*Sig21 : 11011*

*Fault simulator*

evaluation

correct fault list

challenge for sensitivity



# Agenda

---

1. Security issues in IC conception
2. Focus on fault injections (analysis)
3. **EDA4SEC** : a software tool providing probabilistic analysis and automated countermeasures early in the design flow

# Pre-Silicon Security Evaluation




**RESPECTING  
THE DESIGN  
FLOW  
REQUIREMENTS**

- Offers structural analysis to identify potential hardware security vulnerabilities
- Positions IC on a sensitivity score
- Runs at various abstraction levels from RTL to gate levels
- Compatible with common EDA design tools



# Pre-Silicon Security Evaluation






# Pre-Silicon Security Evaluation

- A software plugin to analyze IC sensitivity to fault injection and localize its vulnerabilities



# 1 – Global IC Security Evaluation


- EDA4Sec focuses on structural metrics provided by EDA tools to analyze the design





# 1 – Global IC Security Evaluation


- EDA4Sec performs the evaluation on the whole IC design (100 % of the circuit)





# 1 – Global IC Security Evaluation


- EDA4Sec integrates the recent fault attack model to compute security metrics





# 1 – Global IC Security Evaluation


➤ EDA4Sec performs sensitivity evaluation faced to laser fault injection and clock glitching...





## 2 – Localization and Sensitivity of the Vulnerable Parts of the IC Design


- EDA4Sec provides a full security report and graphic charts to the designer






## 2 – Localization and sensitivity of the vulnerable part of the IC design

- EDA4Sec provides full security report and graphic interface to the designers




## 2 – Localization and sensitivity of the vulnerable part of the IC design

➤ Designer can visualize the sensitivity metrics of any specific register and decides if he wants to improve its security




# 3 – Automated Countermeasure Insertion

- EDA4Sec provides support to integrate an efficient error detection scheme
  - For instance, an approach with parity checksum to this design



# 3 – Automated Countermeasure Insertion


- EDA4Sec provides support to integrate an efficient error detection scheme
  - In this design, the challenge is to find the right combination of register bit parity



*Independent register groups ????*

# 3 – Automated Countermeasure Insertion

- EDA4Sec identifies the adequate register groups





# Benefits of EDA4Sec

➤ EDA4sec brings benefits to designers who want to integrate security

	Fault simulator	Formal verification engine	Global EDA4sec analysis
Exhaustivity	--	++	++
Vulnerability identification	+ / -	+ / -	++
Calculation time	--	--	++
Risk evaluation	--	--	++
Countermeasure support	--	--	++
Easy integration into the design flow	++	--	++





# Next steps

---

**We are looking for industrial partners ...**

- **Security evaluation of your IC design**
- **Compatibility test of your EDA tools**
- **Comparing methods to evaluate security**
- **Software available for technology transfer**



# Next steps

---

We are looking for industrial partners ...

- Security evaluation of your IC design
- Compatibility test of your EDA tools
- Comparing methods to evaluate security
- Software available for technology transfer

We are moving forward to deployment of testing platform and new attack models...



# Contact us

---



**David Hély**

Assistant professor

+33 (0)6 78 40 74 90

David.hely@lcis.Grenoble-inp.fr



**Johan Marconot**

Research Engineer

+33 (0)7 55 68 84 41

Johan.marconot@lcis.Grenoble-inp.fr



**Gisela SCHACH**


Innovation project  
manager

+33 (0)6 33 63 44 99


Gisela.Schach@linksium.fr

# Slides annexes

# Fenêtre de résultats – mode avancé



# Fenêtre de résultats – cônes logiques



# Fenêtre de résultats – chemin critique

