Final Project Guidelines

Final Project Includes:

- Part-1: Develop SHA256 RTL model
- Part-2: Develop bitcoin hashing RTL model using SHA256 hash function
 - 2a: Serial Implementation
 - **2b**: Parallel Implementation

Testbench will be provided for both Part-1 and Part-2:

- Expected behavior of SHA256 and bitcoin model will be implemented in testbench
- If RTL model does not generate correct hash value, then testbench will generate failure message otherwise it will generate success messages.
- Students have to ensure RTL models developed work as per the expectations
- Testbench filename: tb_simplified_sha256.sv

Final Project Guidelines

Final Project Submission :

- Due date for the presentation is Dec 7, 2023 by 11.59 PM (No further extension)
- Due date is Dec 16, 2023 by 11.59 PM (No further extension beyond this date)
- Project report submitted after Dec 16 will not be accepted even for partial credit
- There is no presentation to be performed by each group on their final implementation
- Final report should include both **SHA256** and **Bitcoin** model implementation results and details

O Note:

- Specifics details on what should final project submission include will be provided to students
- Specific files along with project report will be required to be submitted along with report.
 - List of all files will be provided to students
- Project goals such as speed, area, timing, etc will be provided to students

Project Discussion Sessions :


- Teaching staff (TA's) will conduct project discussion sessions and office hours
- Students can reach out to TA' and Tutor to help with final project either in their office hours and/or through 1-1 zoom sessions. Students should request for such 1-1 session if required.
- Specific project discussion sessions conducted by instructor will be announced on piazza


Motivation

Motivation

Problem:

Naive signing of long messages generates a signature of same length.





- Three Problems
- Computational overhead
- Message overhead
- Security limitations
- For more info see Section 11.1 in "Understanding Cryptography".

Solution:


Instead of signing the whole message, sign only a digest (=hash)

Also secure, but much faster

Needed:

Hash Functions


Digital Signature with a Hash




Notes:

- x has fixed length
- z, y have fixed length
- z, x do not have equal length in general
- h(x) does not require a key.
- h(x) is public.

Basic Protocol




Principal input-output behavior




Security Properties


Security Properties



preimage resistance



second preimage resistance



collision resistance


Security Properties

- Preimage resistance: For a given output z, it is impossible to find any input x such that h(x) = z, i.e., h(x) is one-way.
- Second preimage resistance: Given x₁, and thus h(x₁), it is computationally infeasible to find any x₂ such that h(x₁) = h(x₂).
- Collision resistance: It is computationally infeasible to find any pairs
 x₁ ≠ x₂ such that h(x₁) = h(x₂).

SHA-256 Introduction


Secure Hash Algorithm

- Goal is to compute a unique hash value for any input "message", where a "message" can be anything.
- SHA-256 (widely used) returns a 256-bit hash value (a.k.a. message digest or strong checksum)




SHA-256

• Just a small change, e.g. from "dog" to "cog", will completely change the hash value




Verifying File Integrity



- Software manufacturer wants to ensure that the executable file is received by users without modification ...
- Sends out the file to users and publishes its hash in NY Times
- The goal is <u>integrity</u>, not secrecy
- Idea: given goodFile and hash(goodFile), very hard to find badFile such that hash(goodFile)=hash(badFile)

Authentication




Alice wants to ensure that nobody modifies message in transit (both integrity and authentication)

Idea: given msg, very hard to compute H(SECRET, msg) without SECRET; easy with SECRET


General Assumptions

- Input message must be <= 2⁶⁴ bits
- Message is processed in 512-bit blocks sequentially
- Message digest (output hash value) is 256 bits

- Step 1: Append padding bits (1 and 0's)
 - A **L**-bit message **M** is padded in the following manner:
 - Add a single "1" to the end of M
 - Then pad message with "0's" until the length of message is congruent to 448, modulo 512 (which means pad with 0's until message is 64-bits less than some multiple of 512).
- Step 2: Append message length bits in 0 to 63 bit position
 - Since SHA256 supports until 2^64 input message size, 64 bits are required to append message length



- **Example :** Lets say, original Message is **L** = 640 bits
 - Since message blocks have minimum 512 chunks, to fit original message of 640 bits in 512 bits chunks, it would require 2 message blocks (n = 2)
 - M0 (first block) Size = 512 bits (no padding required)
 - M1 (second block) Size = 512 bits after padding
 - **512 bits** = 128 bits of original message + 1 bit for appending '1' + 319 bits of 0's + 64 bit message length
 - Message length=decimal value 640 stored in 0 to 63 bits



- Step 3 : Buffer Initialization
 - Initialize message digest (MD) buffers / output hash to these 8 32-bit words

```
H0 = 6a09e667
```

H1 = bb67ae85

H2 = 3c6ef372

H3 = a54ff53a

H4 = 510e527f

H5 = 9b05688c

H6 = 1f83d9ab

H7 = 5be0cd19

- Step 4: Processing of the message (algorithm)
 - Divide message M into 512-bit blocks, M₀, M₁, ... M_i, ...
 - Process each M_i sequentially, one after the other
 - O Input:
 - W_{+} : a 32-bit word from the message
 - K₊: a constant array
 - HO, H1, H2, H3, H4, H5, H6, H7 : current MD (Message Digest)
 - Output:
 - H0, H1, H2, H3, H4, H5, H6, H7 : new MD (Message Digest)


- Step 4 : Cont'd
 - At the beginning of processing each M_j, initialize
 (A, B, C, D, E, F, G, H) = (H0, H1, H2, H3, H4, H5, H6, H7)
 - Then 64 processing rounds of 512-bit blocks
 - Each step t ($0 \le t \le 63$): Word expansion for W₊
 - If t < 16
 - $W_t = t^{th}$ 32-bit word of block M_i
 - If $16 \le t \le 63$

 - s₀ = (W_{t-15} rightrotate 7) xor (W_{t-15} rightrotate 18) xor (W_{t-15} rightshift 3)
 s₁ = (W_{t-2} rightrotate 17) xor (W_{t-2} rightrotate 19) xor (W_{t-2} rightshift 10)

- Step 4: Cont'd
 - K₊ constants

K[0..63] = 0x428a2f98, 0x71374491, 0xb5c0fbcf, 0xe9b5dba5,0x3956c25b, 0x59f111f1, 0x923f82a4, 0xab1c5ed5, 0xd807aa98, 0x12835b01, 0x243185be, 0x550c7dc3, 0x72be5d74, 0x80deb1fe, 0x9bdc06a7, 0xc19bf174, 0xe49b69c1, 0xefbe4786, 0x0fc19dc6, 0x240ca1cc, 0x2de92c6f, 0x4a7484aa, 0x5cb0a9dc, 0x76f988da, 0x983e5152, 0xa831c66d, 0xb00327c8, 0xbf597fc7, 0xc6e00bf3, 0xd5a79147, 0x06ca6351, 0x14292967, 0x27b70a85, 0x2e1b2138, 0x4d2c6dfc, 0x53380d13, 0x650a7354, 0x766a0abb, 0x81c2c92e, 0x92722c85, 0xa2bfe8a1, 0xa81a664b, 0xc24b8b70, 0xc76c51a3, 0xd192e819, 0xd6990624, 0xf40e3585, 0x106aa070, 0x19a4c116, 0x1e376c08, 0x2748774c, 0x34b0bcb5, 0x391c0cb3, 0x4ed8aa4a, 0x5b9cca4f, 0x682e6ff3, 0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208, 0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2

- Step 4 : Cont'd
 - Each step t $(0 \le t \le 63)$:
- $S_0 = (A \text{ rightrotate } 2) \text{ xor } (A \text{ rightrotate } 13) \text{ xor } (A \text{ rightrotate } 22)$
- maj = (A and B) xor (A and C) xor (B and C) $t_2 = S_0 + maj$
- $S_1 = (E \text{ rightrotate } 6) \text{ xor } (E \text{ rightrotate } 11) \text{ xor } (E \text{ rightrotate } 25)$
- ch = (E and F) xor ((not E) and G) $t_1 = H + S_1 + ch + K[t] + W[t]$ (A, B, C, D, E, F, G, H) = ($t_1 + t_2$, A, B, C, D + t_1 , E, F, G)



- Step 4 : Cont'd
 - Finally, when all 64 steps have been processed, set


```
H0 = H0 + a
H1 = H1 + b
H2 = H2 + c
H3 = H3 + d
H4 = H4 + e
H5 = H5 + f
H6 = H6 + g
H7 = H7 + h
```

- Step 5 : Output
 - When all M_j have been processed, the 256-bit hash of M is available in H0, H1, H2, H3, H4, H5, H6, H7

Module Interface

- Wait in idle state for start, read message starting at message_addr and write final hash {H0, H1, H2, H3, H4, H5, H6, H7} in 8 words to memory starting at output_addr. message_addr and output_addr are word addresses.
- Message size is "hardcoded" to 40 words (1280 bits).
- Set done to 1 when finished.


Testbench has memory defined named "dpsram[0:16383]" which has all 40 word of input message available



Design for any message size

- Once you are done with the FIXED 40 words implementation you should do these updates to the design.
- The same design should support different Message sizes.
- The parameter NUM_OF_WORDS has the message size.
- The testbench and memory will be conforming to this parameter.
- Make sure you compute one block at a time and pass the hash values generated in previous block to the next on properly.
- Once all blocks have been completed write the hash values to the memory.
- Report Requirements
- Simulate for NUM_OF_WORDS=20,30,40;
- Compare the resource Utilization for these three sizes. Mention which values are same, and which are not. Explain clearly why.
- Compare the cycle latency of the three. Explain the differences.

Design for any message size



Module Interface

 Write the final hash {H0, H1, H2, H3, H4, H5, H6, H7} in 8 words to memory starting at output_addr as follows:

```
mem_addr <= output_addr;
mem_write_data <= H<sub>0</sub>;

mem_addr <= output_addr + 1;
mem_write_data <= H<sub>1</sub>;


...

mem_addr <= output_addr + 7;
mem_write_data <= H<sub>7</sub>;
```

output_addr	Н0
output_addr + 1	H1
output_addr + 2	H2
output_addr + 3	H3
output_addr + 4	H4
output_addr + 5	H5
output_addr + 6	Н6
output_addr + 7	H7

Module Interface

Your assignment is to design the yellow box:



No Inferred Megafunctions or Latches


- In your Quartus compilation message ensure :
 - No inferred megafunctions: Most likely caused by block memories or shift-register replacement. Can turn OFF "Automatic RAM Replacement" and "Automatic Shift Register Replacement" in "Advanced Settings (Synthesis)". If you still see "inferred megafunctions", contact Professor. Your design will not pass if it has inferred megafunctions.
 - No inferred latches: Your design will not pass if it has inferred latches.

No Block Memory Bits

In your bitcoin_hash.fit it <u>must</u> say Total block memory bits is 0 (otherwise will not pass).

```
; Successful - Wed May 09 15:37:04 2018
: Fitter Status
                                    ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition
 Quartus Prime Version
; Revision Name
                                    ; bitcoin hash
                                    ; bitcoin hash
; Top-level Entity Name
                                    ; Arria II GX
; Family
; Device
                                    ; EP2AGX45DF29I5
; Timing Models
; Logic utilization
                                   ; 2,009 / 36,100 (6%)
      Combinational ALUTs
                                    ; 0 / 18,050 (0%)
      Memory ALUTs
      Dedicated logic registers
                                    ; 1,257 / 36,100 (3%)
; Total registers
                                    ; 1257
; Total pins
                                    ; 118 / 404 ( 29 % )
; Total virtual pins
                                    ; 0
  DSP block 18-bit elements
                                    ; 0 / 232 ( 0 % )
```

- If not, go to "Assignments→Settings" in Quartus, go to "Compiler Settings", click "Advanced Settings (Synthesis)"
- Turn OFF "Auto RAM Replacement" and "Auto Shift Register Replacement"



Final Project Submission

Put following files into (LastName, FirstName)_(LastName, FirstName)_finalproject.zip

- Both design files and also testbench code for both SHA256 and Bitcoin hashing project
- Modelsim transcript files msim_transcript for both SHA256 and Bitcoin hashing project
- Only for bitcoin hashing provide, bitcoin_hash.fit, bitcoin_hash.sta files
- Report for both SHA256 and Bitcoin hashing project
- Finalsummary.xls file with fmax, number of cycles, aluts, registers detail filled. Template of this file is provided as part of Final_Project.zip folder.

Final report should including following mentioned:

- Explain briefly what SHA-256 is and bitcoin hashing (may use lecture slide contents)
- Describe algorithm for both SHA-256 and Bitcoin hashing implemented in your code
- Simulation waveform snapshot for both SHA-256 and Bitcoin hashing
- Provide modelsim transcript window output indicating passing test results generated from self-checker in testbench for both SHA-256 and Bitcoin hashing
- Provide synthesis resource usage and timing report for bitcoin_hash only.
 - Should include ALUTs, Registers, Area, Fmax snapshots
 - Provide fitter report snapshot
 - Provide Timing Fmax report snapshots
 - Make sure to use Arria II GX EP2AGX45DF29I5 device and use Fmax for Slow 900mV 100C Mod

Fill up finalsummary.xlsx

Fill up finalsummary.xlsx posted on Piazza as part of Final_Project.zip (to be filled for bitcoin hash project only)

									Fmax		Delay	Area*Delay
Last Name	First Name	Student ID	SectionId	Email	Compiler Settings	#ALUTs	#Registers	Area	(MHz)	#Cycles	(microsec)	(millisec*area)
SMITH	ROBERT BENJAMIN	A12345678	925042	r.smith@ucsd.edu	balanced	31607	20932	52539	134.01	242	1.806	94.877
JONES	ALICE MARIE	A23456789	925044	a.jones@ucsd.edu	balanced	31607	20932	52539	134.01	242	1.806	94.877

- If you worked alone, just fill out one row
- Spreadsheet already contains calculation fields: e.g. Area = #ALUTs + #Registers. Please use them.
- Students to fill ALUTs, Registers, Fmax and Cycles column in excel sheet. #cycles will be generated for your design from testbench code.
- Máke sure to use Arria II GX ÉP2AGX45DF29I5 device
- Make sure to use Fmax for Slow 900mV 100C Model
- Make sure to use **Total number of cycles**
- Note: Best Fmax with area will be considered as one of the grading point for bitcoin hashing project.

simplified_sha256.fit & bitcoin_hash.fit Fitter Report

- Copy of the <u>fitter reports</u> (not the flow report) with area numbers.
- Make sure to use Arria II GX EP2AGX45DF29I5 device
- IMPORTANT: Make sure Total block memory bits is 0.

```
; Fitter Summary
                          ; Successful - Wed May 09 15:37:04 2018
; Fitter Status
; Quartus Prime Version ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
: Revision Name
                                    ; bitcoin hash
; Top-level Entity Name ; bitcoin_hash ; Family ; Arria II GX ; Device ; EP2AGX45DF29I5
; Timing Models ; Final ; Logic utilization ; 8 % ; Combinational ALUTs ; 2,009 / 36,100 (6%)
      Memory ALUTs ; 0 / 18,050 ( 0 % )
Dedicated logic registers ; 1,257 / 36,100 ( 3 % )
                   ; 1257
; 118 / 404 ( 29 % )
ns ; 0
; Total registers
; Total pins
; Total virtual pins ; 0 ; Total block memory bits ; 0 / 2,939,904 ( 0 % )
; DSP block 18-bit elements ; 0 / 232 ( 0 % )
; Total GXB Receiver Channel PCS ; 0 / 8 ( 0 % )
; Total GXB Receiver Channel PMA
; Total GXB Transmitter Channel PCS; 0 / 8 (0%)
; Total GXB Transmitter Channel PMA; 0 / 8 (0%)
; Total PLLs
                                      ; 0 / 4 (0%)
; Total DLLs
                                      ; 0 / 2 ( 0 % )
```

simplified_sha256.sta & bitcoin_hash.sta

- Copy of the sta (static timing analysis) reports.
- Make sure to use Fmax for Slow 900mV 100C Model
- IMPORTANT: Make sure "clk" is the ONLY clock.
- You must, assign mem clk = clk;
- Your bitcoin_hash.sta.rpt must show "clk" is the <u>only</u> clock.

```
; Slow 900mV 100C Model Fmax Summary ; ; ; Fmax ; Restricted Fmax ; Clock Name ; Note ; ; 151.95 MHz ; 151.95 MHz ; clk ; ; ; ;
```

Hints

Hints

- Since message size is hardcoded to 40 words, then there will be exactly 3 blocks.
- First block:
 - w[0]...w[15] correspond to first 16 [0:15] words in memory
- Second block:
 - w[0]...w[15] correspond to next 16 [16:31] words in memory
- Third block:
 - w[0]...w[7] correspond to remaining 8 [32:39] words in memory
 - w[8] <= 32'80000000 to put in the "1" delimiter
 - w[9]...w[13] <= 32'00000000 for the "0" padding
 - W[14] <= 32'00000000 for the "0" padding (these are upper 32 bits of message length bits)
 - w[15] <= 32'd640, since 40 words = 1280 bits (these are lower 32 bits of message length bits)

Hints

You must use "clk" as the "mem_clk".

assign mem_clk = clk

Using "negative" phase of "clk" for "mem_clk" is not allowed.

Hints: Parameter Arrays

Declare SHA256 K array like this:

```
// SHA256 K constants
parameter int sha256_k[0:63] = '{
    32'h428a2f98, 32'h71374491, 32'hb5c0fbcf, 32'he9b5dba5, 32'h3956c25b, 32'h59f111f1, 32'h923f82a4, 32'hab1c5ed5,
    32'hd807aa98, 32'h12835b01, 32'h243185be, 32'h550c7dc3, 32'h72be5d74, 32'h80deb1fe, 32'h9bdc06a7, 32'hc19bf174,
    32'he49b69c1, 32'hefbe4786, 32'h0fc19dc6, 32'h240ca1cc, 32'h2de92c6f, 32'h4a7484aa, 32'h5cb0a9dc, 32'h76f988da,
    32'h983e5152, 32'ha831c66d, 32'hb00327c8, 32'hbf597fc7, 32'hc6e00bf3, 32'hd5a79147, 32'h06ca6351, 32'h14292967,
    32'h27b70a85, 32'h2e1b2138, 32'h4d2c6dfc, 32'h53380d13, 32'h650a7354, 32'h766a0abb, 32'h81c2c92e, 32'h92722c85,
    32'ha2bfe8a1, 32'ha81a664b, 32'hc24b8b70, 32'hc76c51a3, 32'hd192e819, 32'hd6990624, 32'hf40e3585, 32'h106aa070,
    32'h19a4c116, 32'h1e376c08, 32'h2748774c, 32'h34b0bcb5, 32'h391c0cb3, 32'h4ed8aa4a, 32'h5b9cca4f, 32'h682e6ff3,
    32'h748f82ee, 32'h78a5636f, 32'h84c87814, 32'h8cc70208, 32'h90befffa, 32'ha4506ceb, 32'hbef9a3f7, 32'hc67178f2
};
```

Use it like this:

```
tmp \le g + sha256_k[i];
```

Hints: Right Rotation

Right rotate by 1

```
{x[30:0], x[31]}
((x >> 1) | (x << 31))
```


• Right rotate by r

Possible Results


■ A reasonable "median" target:

- #ALUTs = 1768, #Registers = 1209, Area = 2977
- Fmax = 107.97 MHz, #Cycles = 147
- Delay (microsecs) = 1.361, Area*Delay (millesec*area) = 4.053

- To read from the memory:
 - Set mem_addr = address to read from (ex: 0x0000), mem_we = 0
 - At next clock cycle, read data from mem_read_data
- To write to the memory:
 - Set mem_addr = address to write to (ex: 0x0004), mem_we = 1, mem_write_data = data that you wish to write



- You can issue a new read or write command every cycle, <u>but</u> you have to wait for next cycle for data to be available on <u>mem_read_data</u> for a <u>read</u> command.
- <u>Be careful</u> that if you set <u>mem_addr</u> and <u>mem_we</u> inside <u>always_ff</u> block, compiler will produce flip-flops for them, which means external memory will not see the address and write-enable until another cycle later.



■ THIS IS INCORRECT

```
always_ff @(posedge clk, negedge reset_n) begin
   if (!reset_n) begin
    state <= S0;
   end else
     case (state)
       S0: begin
           mem we <= 0; // mem we is 0 for memory read
           mem addr <= 100; // address from where we want to read
           state <= S1;
       end
       S1: begin
           value <= mem read data; // data not yet available</pre>
           state <= S2;
       end
        . . .
```

☐ Have to wait an extra cycle, correct way of reading from memory

```
always ff @(posedge clk, negedge reset n) begin
   if (!reset n) begin
      state <= S0;
   end else
      case (state)
       S0: begin
           mem we \leq 0;
           mem addr <= 100;
           state <= S1;
       end
       S1: // memory only sees addr 100 in this cycle
           state <= S2;
       S2: begin
           value <= mem read data; // for addr 100</pre>
        . . .
```

Pipelining the Memory Read

```
case (state)
    S0: begin
       mem we \ll 0;
       mem addr <= 100;
        state <= S1;
    end
    S1: begin
       mem we \ll 0;
       mem addr <= 101;
        state <= S2;
    end
    S2: begin
       value <= mem_read_data; // for addr 100</pre>
        state <= S3;
    end
    S3: begin
        value <= mem_read_data; // for addr 101</pre>
        state <= S4;
    . . .
```

Memory Write Example


■ Notice here that we assign address to mem_addr and data to mem_write_data in the same cycle.

```
always ff @(posedge clk, negedge reset n) begin
   if (!reset n) begin
      state <= S0;
   end else
      case (state)
       S0: begin
           mem we <= 1; // mem we is 1 for writing
           mem addr <= 100; // assigning address where we want to write
               mem write data <= 20; //assigning the value which we want to write
           state <= S1;
       end
       S1: begin
           state <= S2;
       end
        . . .
```


FSM Design Template (Part-1 Scalable Implementation to Part-2)

j := number of block iteration variable

i := number of processing counter variable



FSM Design Template (Part-1 Non-Scalable Implementation to Part-2)



References

- SHA256 Algorithm References :
 - https://en.wikipedia.org/wiki/SHA-2
 - https://medium.com/bugbountywriteup/breaking-down-sha-256-algorithm-2ce61d86f7a3
- Hashing Function Application (Password Protection) :
 - https://www.youtube.com/watch?v=cczlpiiu42M&t=3s