### **Combinational Circuit**

CPU Components and ALU Design

Ver. 3.1

Professor: Professor: Yang Peng

### **Topics**


- Karnaugh Map: more simplification techniques
- Digital Components
  - Multiplexer
  - Decoder
  - Comparator
- ALU Design
  - Half/Full Adders and Subtraction
  - Multiplier
  - ALU

Berger: Ch 1, 2, and 3

Null: Ch3

# Boolean Equation Simplification K-Map vs. Algebraic Laws

Α	В	С	x
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



## **Example: 4-Input Circuit Simplification**

A	В	С	D	X
A 0 1	0 0	0 0 0 0	0	X 0 0 0 1 0
1	0	0	0	0
0	1	0	0 0 0 0 0	0
1 0	1 0 0 1	0	0	1
0	0	1	0	0
1	0	1 1 1	0	1
0	1	1	0	0
1	1	1	0	1
1 0 1 0 1	0	0	1	1 0 1 1 0
1	0	0	1	0
0	1	0	1	1
1	1	0	1	0
1 0 1	1 0 0	1	1	1
1	0	1	1	0
0	1	1	1	1
1	1	1	1	0

```
1. X = A*B*\sim C*\sim D + A*\sim B*C*\sim D + A*B*C*\sim D + \sim A*\sim B*\sim C*D + \sim A*B*\sim C*D + \sim A*\sim B*C*D + \sim A*B*C*D
```


2. 
$$X = A*B*\sim D*(\sim C + C) + A*\sim B*C*\sim D + \sim A*\sim C*D*(\sim B + B) + \sim A*C*D*(B + \sim B)$$

3. 
$$X = A*B*\sim D + A*\sim B*C*\sim D + \sim A*D*(C + \sim C)$$

4. 
$$X = A*B*\sim D + A*\sim B*C*\sim D + \sim A*D$$


5. 
$$X = A*\sim D*(B + \sim B*C) + \sim A*D$$

6. 
$$X = A*\sim D*(C + B) + \sim A*D$$
 //Second law of Dist.



# More Karnaugh Map Technique Use of Negation

- If you find many 1s, ignore those 1s, instead, group 0s.
- Add a negation of the sum (= OR)



# More Karnaugh Map Technique Exclusive OR


• If a Kmap shows a lattice with 0 at the upper left cell, use an exclusive OR.


#### truth table

Α	В	F
0	0	0
0	1	1
1	0	1
1	1	0




$$F_1 = A^B + AB$$
  
=  $A \oplus B$ 






$$F_2 = {}^{\sim}F$$
$$= {}^{\sim}(A \bigoplus B)$$



$$F_3 = A \bigoplus B \bigoplus C$$



$$F_4 = A \bigoplus B \bigoplus C \bigoplus D$$


# More Karnaugh Map Technique Don't Care Terms

If some products (outputs) can be either 0 or 1, you can choose 0 or 1 as
 you create larger groups – We don't care the logic value of these outputs.

Α	В	С	D	Р
0	0	0	0	0
0	0	0	1	0
0	0	1	0	X
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	X
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	X
1	1	0	1	X
1	1	1	0	1
1	1	1	1	1

CD AB	00	01	. 13	1 10
00	0	0	0	X
01	0	1	X	0
11	X	X	1	1
10	0	0	0	0
1				

Kmap



Killa

$$F = AB + BD$$

## How to Simplify Product of Sums

- Simplification Steps
  - 1. Negate a given product-of-sums form.
  - 2. Apply De Morgan's law to the negation.
  - 3. Draw the corresponding truth table and Kmap.

- 4. Get a simplified logic.
- 5. Re-negate it back.

Example

1. 
$$F = (A + B + C)(B + {^{\sim}C})$$

2. 
$${}^{\sim}F = {}^{\sim}\{(A + B + C)(B + {}^{\sim}C)\}$$
  
=  ${}^{\sim}(A + B + C) + {}^{\sim}(B + {}^{\sim}C)$   
=  ${}^{\sim}A {}^{\sim}B {}^{\sim}C + {}^{\sim}BC$ 


3. Truth table and Kmap

A	В	С	Р
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0


- 4.  $\sim F = \sim A \sim B + \sim BC$
- 5.  $F = ^(^A^B + ^BC)$ =  $^(^A^B)^(^BC)$ =  $(A + B)(B + ^C)$


## Simple Multiplexer (MUX)

 The MUX circuit allows one of two (or more) logical signals to be selected



## Multiplexers






(b) The same multiplexer wired to compute the majority function.


A, B, C controls which of the eight input lines to be gated.

### Decoder




A 3-to-8 decoder circuit: Depending on the inputs, only one of eight outputs is 1.

### Comparator



A simple 4-bit comparator.

## 1-Bit Left/Right Shift Register



### Half Adder

#### 1-bit addition

$$A + B = Sum$$

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$


$$1 + 1 = 1 0$$


#### Truth Table

Α	В	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = ^AB + A^B = A + B$$

$$C = AB$$








### Full Adder (1)

#### Truth Table

Α	В	C <sub>in</sub>	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Can't simplify the logic at all:

$$S = ABC_{in} + ABC_{in} + ABC_{in} + ABC_{in}$$

Use the algebraical laws:

$$S = (^{\sim}AB + A^{\sim}B) ^{\sim}C_{in} + (^{\sim}A^{\sim}B + AB) C_{in}$$

$$= (A \bigoplus B)^{\sim}C_{in} + (^{\sim}(A+B) + ^{\sim}(^{\sim}A + ^{\sim}B))C_{in}$$

$$= (A \bigoplus B)^{\sim}C_{in} + ^{\sim}((A+B)(^{\sim}A + ^{\sim}B))C_{in}$$


$$= (A \bigoplus B)^{\sim}C_{in} + ^{\sim}(A^{\sim}A + A^{\sim}B + ^{\sim}AB + B^{\sim}B)C_{in}$$

$$= (A \bigoplus B)^{\sim}C_{in} + ^{\sim}(A^{\sim}B + ^{\sim}AB)C_{in}$$

$$= (A \bigoplus B)^{\sim}C_{in} + ^{\sim}(A \bigoplus B)C_{in}$$

$$= A \bigoplus B \bigoplus C_{in}$$

If a Kmap became a lattice, It means exclusive ORs



$$C_{out} = AB + BC_{in} + C_{in}A$$

Use the algebraical laws:

$$C_{out} = AB(C_{in} + {}^{\sim}C_{in}) + (A + {}^{\sim}A)BC_{in} + A(B + {}^{\sim}B)C_{in}$$

$$= ABC_{in} + AB{}^{\sim}C_{in} + ABC_{in} + {}^{\sim}ABC_{in} + ABC_{in} + A{}^{\sim}BC_{in}$$


$$= ABC_{in} + AB{}^{\sim}C_{in} + ({}^{\sim}AB + A{}^{\sim}B)C_{in}$$

$$= AB(C_{in} + {}^{\sim}C_{in}) + (A \bigoplus B)C_{in}$$

$$= AB + (A \bigoplus B) C_{in}$$


### W

## Full Adder (2)



CSS 422

### Subtraction



### **Overflow Bit**


- If the sum of two numbers with the sign bits off yields a result number with the sign bit on, the overflow flag is turned on.
  - 0100 + 0100 = 1000 (overflow flag is turned on)
- If the sum of two numbers with the sign bits on yields a result number with the sign bit off, the overflow flag is turned on.
  - 1000 + 1000 = 0000 (overflow flag is turned on)
- How the ALU calculates the Overflow Flag?
  - Overflow happens when there is a carry into the sign bit but no carry out of the sign bit
  - The OVERFLOW flag is the XOR of the carry coming into the sign bit (if any) with the carry going out of the sign bit (if any). Overflow happens if the carry in does not equal the carry out.

```
01
11
                             +01
+01
                                                        +10
                                                                                   +01
 99
                                                         01
                                                                                    11
                             - carry in is 1
- carry in is 1
                                                        - carry in is 0
                                                                                   - carry in is 0
- carry out is 1
                             - carry out is 0
                                                        - carry out is 1
                                                                                   - carry out is 0
- 1 XOR 1 = NO OVERFLOW
                             - 1 XOR 0 = OVERFLOW!
                                                        - Ø XOR 1 = OVERFLOW!
                                                                                   - 0 XOR 0 = NO OVERFLOW
```

# Multiplier


Binary Number	Multiplication Value
0 × 0 =	0
0 × 1 =	0
1 × 0 =	0
1 × 1 =	1

$$\begin{array}{c|ccccc}
 & A_1 & A_0 \\
 & x) & B_1 & B_0 \\
\hline
 & C_1 & A_1B_0 & A_0B_0 \\
 & + & A_1B_1 & A_0B_1 \\
\hline
 & P_2 & P_1 & P_0
\end{array}$$











F <sub>0</sub>	F <sub>1</sub>	Operations
0	0	AB
0	1	A + B
1	0	~B
1	1	A plus B

### 4-bit ALU

#### **Ripple Carry**



#### 74181: Carry Look Ahead



### Summary

- More Kmap Techniques
  - Use the negation, XORs and "don't care" terms
- Digital Components
  - Multiplexer: choosing a data line from memory chips
  - Decoder: choosing a memory chip
- Design of ALU
  - Comparator and shift register
  - Half/Full adder
  - Subtraction using a full adder (with ~B + C<sub>in</sub>)
  - Multiplication with two half adders
  - Ripple carry versus carry look ahead Adder/ALU