

Student Name: Temirlan Mussagaliev


65

ROBT 305 – Embedded Systems Quiz #4 Section 2

Collect 6 out of 7 points. Please provide precise answers.


1. Explain and give example of a deadlock? (1 point)

Deadlock - is a permanent blocking of a set of processes when tasks compete for resource or communicate w/ each other.



2. Explain a typical priority inheritance protocol using the figure below? (1 point)

- Tasks τ_1 , τ_2 and τ_3 have following priorities: $\tau_1 > \tau_2 > \tau_3$
- Tasks τ_1 and τ_3 share some data or resource with exclusive access



Priority inheritance protocol ^{applies} is when so that lower priority tasks temporarily inherits a priority of higher priority task until its ^{end of} execution.


Here τ_3 inherits ^{the} priority of τ_2 and, due to transitivity, it inherits τ_1 's priority. So during its execution it is not interrupted, and then τ_1 is executed because it has the highest priority now. ~~At the~~ At the end, τ_2 is executed normally.

3. The pipelined datapath is similar to the one in Fig (b) with the delays from top to bottom replaced by the following values: 0.4 ns, 0.4 ns, 0.2 ns, 0.2 ns, 0.6 ns, 0.2 ns and 0.2 ns.

a) Define the maximum clock frequency (1 point)

$0.2 + 0.6 = 0.8 \text{ ns}$ - the longest time for one of the stages, which is EX (execution).

$$\text{max frequency} = \frac{1}{0.8 \text{ ns}} = 1.25 \text{ GHz}$$




b) The latency time (time to process an instruction) (1 point)

$$\text{The latency time} = 0.4 + 0.4 + 0.2 + 0.2 + 0.6 + 0.2 + 0.2 = 2.2 \text{ ns}$$



$2.2 \text{ ns} \times 4 \text{ stages} = 8.8 \text{ ns}$

4. A program consisting of a sequence of ten instructions without branch or jump instructions is to be executed in a 4 stage pipelined RISC computer with a clock period of 0.25 ns. Compute the time required to execute the program (1 point)



time to exec. program = $13 \times 0.25 \text{ ns} = 3.25 \text{ ns}$



for 10 instructions - 13 clock cycles

5. Describe by your own words, how a processor handles an interrupt request? (1 point)

- 1) Interrupt program activated on line
- 2) Interrupt program latched by CPU
- 3) Execution of current program is stopped
- 4) program instructions in counter are pushed to stack ^{PC of current program}
- 5) status register & SR of current program are pushed to stack
- 6) Interrupt program is executed
- 7) The content of ^{stack for} PC is popped back from the stack
- 8) The content of ^{stack for} SR is popped back from the stack
- 9) The execution of the original program, which was interrupted, continues.

6. In the cache memory example, Assume that the cache cell with index 101 contains tag 01100. Describe by your own words how CPU will fetch an instruction with memory address 0111010100 (1 points)

| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|---|---|---|---|-------|---|---|------|---|
| Tag | | | | | Index | | | Byte | |

(a) Memory address

| Index | Tag | Data |
|-------|-------|------|
| 000 | | |
| 001 | | |
| 010 | | |
| 011 | 00000 | |
| 100 | | |
| 101 | 01100 | |
| 110 | | |
| 111 | | |

Cache

| Address | Data |
|------------|------|
| 0000000000 | |
| 0000000100 | |
| 0000001000 | |
| 0000001100 | |
| 0000010000 | |
| 0000010100 | |
| 0000011000 | |
| 0000011100 | |
| 0000100000 | |
| ... | ... |
| 1111000000 | |
| 1111000100 | |
| 1111001000 | |
| 1111001100 | |
| 1111010000 | |
| 1111010100 | |
| 1111011000 | |
| 1111011100 | |
| 1111100000 | |
| 1111100100 | |
| 1111101000 | |
| 1111101100 | |
| 1111110000 | |
| 1111110100 | |

Main memory

(b) Cache mapping

CPU check the tag
at the address index 101.

The tag of the desired instruction 01110 does not match with the tag of the instruction in the cache 01100.

CPU retrieves the data and the instruction from the main memory. ^{with needed address}

The cache cell 101 is overwritten with new tag, initially requested by CPU 01110, and the new data ^{from the main memory} for future uses.