Student Name:

ROBT305 Embedded Systems Quiz #2

Collect 6 out of 7 points. Please provide precise answers.

- 1. The pipelined datapath is similar to the one in Fig (b) with the delays from top to bottom replaced by the following values: 0.5 ns, 0.5 ns, 0.1 ns, 0.1 ns, 0.7 ns, 0.1 ns and 0.1 ns.
 - a) Define the maximum clock frequency (1 point)

Clock WB Register file OF Register file l.6 ns MUX B MUX B EX 0.2 ns 1.8 ns Function unit Function unit MUX D 0.2 ns MUX D (a) Conventional (b) Pipelined

0.6 ns

Clock


0.6 ns

720,8 hs -longers

b) Using the maximum clock frequency from a) define the latency time (time to process an instruction) in the pipelined datapath (1 point)

3 stages × 0,8 ns/ = 24 ns - three to process an instruction in 3 stages

2. A program consisting of a sequence of ten sequential instructions (e.g. without branch or jump instructions) is to be executed in a 5 stage pipelined RISC computer with a clock period of 0.5 ns. Compute the time required to execute the program (1 point)



3. Describe by your own worlds, how a processor handles an interrupt request? (1 point)


See slides, textbook

4.	In the cashe memory example, assume that the cashe cell with index 110 contains tag 01000. Describe by your own worlds how CPU will fetch an instruction with memory address 0110011000 (1 points)	9 8 7 6 5 Tag (a) Memoral Me	4 3 2 1 0 Index Byte ory address Data	Address 00000000000 0000001000 0000001100 0000010000 000001000 0000011000	Data
premors o	21001100	100 101 110 C1CCC		:	:
of desil	fag cache index	Cacl	he	1111100000 1111100100 1111101000 111110100	
	U		9.	1111110000 1111111000 11111111000	
re un!	retrieve data from r res tag and dat	to the with addr	cashe ce	Main (b) Cache	memory

5. What is the watchdog timer? (1 points)

See stides, textook

6. Explain the operation of the DMA controller below. (1 point)



See stêdes, textbook