## Student Name: Temirlan Mussagaliyer




## ROBT 305 - Embedded Systems Quiz #4

Section 2


Collect 6 out of 7 points. Please provide precise answers.

1. Explain and give example of a deadlock? (1 point)

Deadlock-is a permanent blocking of a set of processes when tooks compete for resource or communicate use each other.





- 2. Explain a typical priority inheritance protocol using the figure below? (1 point)
  - \* Tasks  $\tau_1,\tau_2$  and  $\tau_3$  have following priorities:  $\tau_1 \geq \tau_2 \geq \tau_3$
  - \* Tasks  $\tau_1$  and  $\tau_3$  share some data or resource with exclusive access




- 3. The pipelined datapath is similar to the one in Fig (b) with the delays from top to bottom replaced by the following values: 0.4 ns, 0.4 ns, 0.2 ns, 0.2 ns, 0.6 ns, 0.2 ns and 0.2 ns.
  - a) Define the maximum clock frequency (1 point)

0.2 + 0.6 = 0.8 ng - the longest time for one of the stages, which is EX (execution).








b) The latency time (time to process an instruction) (1 point)

The latency time = 0,4 + 0.4 + 0.2 + 0.2 + 0.6 + 0.2 + 0.2 =



4. A program consisting of a sequence of ten instructions without branch or jump instructions is to be executed in a 4 stage pipelined RISC computer with a clock period of 0.25 ns. Compute the time required to execute the program (1 point)



5. Describe by your own worlds, how a processor handles an interrupt request? (1)	point)
4) Interrupt organiam activated and line	,
2) Interrupt program latched by CPU	
3) Execution of current program is stopped	A 400
3) Execution of current program is stopped 4) program instructions in counterlare pushed	to stack
5) Status register & SR of awrent program	are pushed to stack
6) Interrupt program is executed	
7) The content of PC is popped back to	rom the stack
7) The content of PC is popped back to 8) The content of 3R is popped back 1	rom the stack
9) The execution of the original program	m, which was enterrupted
continues.	,
6. In the cashe memory example, Assume that the cashe cell with	Address Data
Doscribo by your annual LLL	0000000000
CDII will fotale an instance and an instance a	00000011000
	0000001000 0000010000
(1 naista)	0000010100
000	0000013000
	000011100
the address that 101.	•
The tag of the desired	
Cache 1	11110000
The state of the state of	1111144100
the construction in the when our	111111111111111111111111111111111111111
	11119 100
I'll retrieves the data and the instruction	1111 (or 00) 1111 (or 00)
with needed address	111111100
from the moun memory.	111111100
The cache cell 101 is overwritten	Main memory
	(b) Cache mapping
with new tong, initially requested by CPU 01110, the new data. For future uses.	and
the now do to main memory 3	
The sould have uses.	