
Student Name:

ROBT305 Embedded Systems Quiz #1

Please provide precise answers to the questions below. Collect 8 out 9 points

1. A block diagram of a single cycle computer with 8 registers, the instruction set and a PC control combination table are given below. Complete the table below for executing instructions



PC Operation	PL	JB	BC
Count Up	0	X	X
Jump	1	1	X
Branch on Negative (else Count Up)	1	0	1
Branch on Zero (else Count Up)	1	0	0

Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Move A	0000000	MOVA	RD, RA	$R[DR] \leftarrow R[SA]^*$	N, Z
Increment	0000001	INC	RD, RA	$R[DR] \leftarrow R[SA] + 1*$	N, Z
Add	0000010	ADD	RD, RA, RB	$R[DR] \leftarrow R[SA] + R[SB]^*$	N, Z
Subtract	0000101	SUB	RD, RA, RB	$R[DR] \leftarrow R[SA] - R[SB]^*$	N, Z
Decrement	0000110	DEC	RD, RA	$R[DR] \leftarrow R[SA] - 1^*$	N, Z
AND	0001000	AND	RD, RA, RB	$R[DR] \leftarrow R[SA] \wedge R[SB]^*$	N, Z
OR	0001001	OR	RD, RA, RB	$R[DR] \leftarrow R[SA] \lor R[SB]^*$	N, Z
Exclusive OR	0001010	XOR	RD, RA, RB	$R[DR] \leftarrow R[SA] \oplus R[SB]^*$	N, Z
NOT	0001011	NOT	RD, RA	$R[DR] \leftarrow \overline{R[SA]} *$	N, Z
Move B	0001100	MOVB	RD, RB	$R[DR] \leftarrow R[SB]^*$	
Shift Right	0001101	SHR	RD, RB	$R[DR] \leftarrow sr R[SB]^*$	
Shift Left	0001110	SHL	RD, RB	$R[DR] \leftarrow sl R[SB]^*$	
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zf OP^*$	
Add Immediate	1000010	ADI	RD, RA, OP	$R[DR] \leftarrow R[SA] + zf OP^*$	N, Z
Load	0010000	LD	RD, RA	$R[DR] \leftarrow M[SA]^*$	
Store	0100000	ST	RA, RB	$M[SA] \leftarrow R[SB]^*$	
Branch on Zero	1100000	BRZ	RA, AD	if $(R[SA] = 0) PC \leftarrow PC + se A$	D, N, Z
				if $(R[SA] \neq 0) PC \leftarrow PC + 1$	
Branch on	1100001	BRN	RA, AD	if $(R[SA] < 0) PC \leftarrow PC + se A$	D, N, Z
Negative				if $(R[SA] \ge 0) PC \leftarrow PC + 1$	
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]$	

Instruction- Register transfer	DA	AA	BA	MB	Opcode	MD	RW	MW	PL	JB	ВС
M[R3] ← R4 (1 point)	XXX	011	100	0	010 e mo	X	0	1	0	X	X
R1←R3 – R2 (1 point)	0er	ON	010	0	cocotor	0	1	0	0	X	X
if (R4<0) PC←PC + sePC else PC←PC + 1 (2 points)	XXX	100	XXX	X	1100001	X	0	0	1	0	1


2. A simple datapath similar to the one in question 1 has 64 registers. How many bit address lines are needed for selecting registers in the datapath? **(1 point)**

2 = 64 => 6 bit address lines

3. What is the purpose of the Zero fill block in the datapath. (1 point)

fill exest significant bits with zeros because only 3 bits are in use so total word is created for 100 - 00 xxx hit buses.

4. The format of different types of instructions for a simple computer with 8 registers each holding 16 bits is given below. The instruction set architecture is given in question 1



At the beginning of the operation, PC has the decimal value 10. Initial values of the register file registers are given on the left. The operations executed at each cycle are given in the middle. Based on this information, fill the memory content as much as you can (assume the memory contains instructions and data). Explain your reasoning (3 points).

	Register RO	- value	Ope	erations:	D	
	R1	21			Decimal	The state of the s
	R2	18	1 LD	R6, R1	Memory	
	R3	23	2 LD	R5, R2	Address	
	R4	4242	3 DEC 4 AND	-,	10	0010000 110000
	R5	2449	5 ADI	R4, R6, R5 R4, R6, #4	11	0010000 100 001 XXX
	R6	15	6 ST	RO, R4	12	0000110 101 101 XXX
		10	7. JMP	R7	13	1000 1000
1. 46	= 0000 111	1 1111 0000			14	1000000 100 110
R5	= 0000 000	00 0000 0010			15	11000
					16	0100000 XXX 000 100
. R 5	= 0000 000	00 0000 000	1		17	111 0000 XXX 188 XX
. R4	= 0000 000	0000 0000			18	UKNOWN
		, 100 mm			19	0000 1111 1111 0000
24	= 0000 111	11 1111 010	0			wknown
					20	0000 0000 0000 0010
				6	21	0000 1111 1111 0100