

# AP16024

## C16x

Software emulation of the I<sup>2</sup>C-bus  
using the  
General Purpose Timer Unit 1

### Microcontrollers



<b>Revision History:</b>		2004-02	<b>V 1.0</b>
Previous Version:		-	
Page	Subjects (major changes since last revision)		
All	Updated Layout to Infineon Corporate Design, updated release to 1.0, Content unchanged!		

Controller Area Network (CAN): License of Robert Bosch GmbH

**We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all?  
Your feedback will help us to continuously improve the quality of this document.  
Please send your proposal (including a reference to this document) to:

**[mcdocu.comments@infineon.com](mailto:mcdocu.comments@infineon.com)**



**Edition 2004-02**

**Published by  
Infineon Technologies AG  
81726 München, Germany**

**© Infineon Technologies AG 2006.  
All Rights Reserved.**

## **LEGAL DISCLAIMER**

THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS APPLICATION NOTE.

## **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

## **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Table of Contents		Page
1	Introduction to I <sup>2</sup> C-bus .....	2
2	I <sup>2</sup> C-bus Specification .....	2
2.1	Data Transfer formats .....	2
2.2	Timing Diagram .....	2
2.3	Hardware Connection .....	2
3	Software Description .....	2
3.1	Software Concept .....	2
3.2	Description of Module Subroutines .....	2
3.2.1	I <sup>2</sup> C-BUS Software Module .....	2
3.2.2	I <sup>2</sup> C-BUS Application Software .....	2
3.3	Software Compilation .....	2

## **1 Introduction to I<sup>2</sup>C-bus**

The I<sup>2</sup>C-bus or Inter-Integrated Circuit bus has been developed by Philips. It allows integrated circuits to communicate directly with each other via a simple bi-directional 2-wire bus. The two bus lines are serial clock line (SCL), and serial data line (SDA). Nowadays, the I<sup>2</sup>C-bus becomes a standard bus system which is used in consumer electronics, telecommunications, and industrial electronics. This software module for I<sup>2</sup>C-bus emulation supports the single master protocol only. It is using a timer interrupt to generate clock and transmit or receive the data. The clock frequency of the I<sup>2</sup>C-bus can achieve up to 100 KHz with 20 MHz CPU of the C16x microcontroller.

## 2 I<sup>2</sup>C-bus Specification

### 2.1 Data Transfer formats

A HIGH-to-LOW transition of the data line (SDA) while the clock line (SCL) is HIGH indicates a START condition. A LOW-to-HIGH transition of the SDA while SCL is HIGH defines a STOP condition. The data line can only be changed when the clock signal on the SCL line is LOW. Therefore, the data on the SDA line must be stable during the HIGH period of the clock signal. The bus is considered to be busy after the START condition and is considered to be free at a certain time interval after the STOP condition.


Each information put on the SDA line must be 8-bit long. The data is transferred serially with the most significant bit first, and followed by an acknowledge bit. The 9th clock pulse of the acknowledge bit is generated by the master. The transmitting device has to release the SDA line (HIGH or in the high impedance state) during this clock pulse while the device that needs to acknowledge has to pull down the SDA line during this clock pulse. The number of data bytes transferred between the START and STOP condition from the transmitter and receiver is not limited.

The receiver is obliged to generate an acknowledge bit after each byte of data that has been received. When the receiver does not provide an acknowledge bit after having received a byte of data, the data line must be left HIGH or in the high impedance state by the slave. The master can then generate a STOP condition to abort the transfer. One of the reasons for the receiver not to provide the acknowledge bit is that the receiver is performing some real-time function. If the master is receiving data, it must signal the end of the data to the slave by not generating an acknowledge bit on the last byte of data received. Then, the slave must release the data line to allow the master to generate the STOP condition.


A complete data transfer format is shown in Figure #1. After a START condition, a slave address is sent. The address is 7 bits long followed by an 8th bit which is a data direction bit (R/W). A "0" for data direction bit indicates a transmission (WRITE), and a "1" indicates a request for data (READ). Figure #2 shows the I<sup>2</sup>C-bus data transfer format of writing data from master to slave device. Figure #3 shows the data transfer format of reading data from the slave device.

A data transfer is always terminated by a STOP condition generated by the master. However, if the master still wishes to communicate on the bus, it can generate a repeated START condition and address the same device or another slave device without first generating a STOP condition. This combined data transfer format is shown in figure #4.

## I<sup>2</sup>C-bus Specification




**Figure 1 A complete data transfer format of I<sup>2</sup>C-bus**




**Figure 2 I<sup>2</sup>C-bus data transfer format of writing data to slave**

## I<sup>2</sup>C-bus Specification



**Figure 3 I<sup>2</sup>C-bus data transfer format of reading data from slave**



**Figure 4 A combined data transfer format for I<sup>2</sup>C-bus**



## 2.2 Timing Diagram

The clock frequency of SCL is in the range of 0 up to 100 KHz. The clock on the I<sup>2</sup>C-bus has a minimum LOW period of 4.7µs, and a minimum HIGH period of 4.0µs.

Occasionally, the slave device may slow down the transmission by holding the clock line low after receiving a byte of data from microcontroller. This event is defined as a WAIT condition. Therefore, the master needs to switch the SCL output to high impedance and read the SCL line before transmitting another byte of data to the slave device.

Figure #5 shows the data transfer timing requirements in detail. The description of the abbreviations used is shown in the Table #1. The minimum timing requirements are needed to be fulfilled in order for I<sup>2</sup>C-bus to operate properly.




Figure 5 I<sup>2</sup>C-bus timing diagram


**Table 1      Abbreviation for I<sup>2</sup>C-bus timing diagram**

Parameter	Symbol	Limit Values		Unit
		min.	max.	
1. Bus free time between a STOP and START condition	$t_{BUF}$	4.7		$\mu s$
2. Hold time for START condition. After this period, the first pulse is generated.	$t_{HD;STA}$	4.0		$\mu s$
3. The HIGH period of SCL clock.	$t_{HIGH}$	4.0		$\mu s$
4. The LOW period of SCL clock.	$t_{LOW}$	4.7		$\mu s$
5. Data hold time	$t_{HD;DAT}$	0*		$\mu s$
6. Rise time for both SCL and SDA signals.	$t_R$		1.0	$\mu s$
7. Fall time for both SCL and SDA signals.	$t_F$		300	ns
8. Data set-up time	$t_{SU;DAT}$	250		ns
9. Set-up time for a repeated START condition.	$t_{SU;STA}$	4.7		$\mu s$
10. Set-up time for STOP condition.	$t_{SU;STO}$	4.0		$\mu s$
11. SCL clock frequency	$f$	100		KHz
12. Capacitor load for each bus line	$C_b$		400	pF

\* A device must internally provide a hold time of at least 300 ns for SDA signal in order to bridge the undefined region of the falling edge of SCL.

## 2.3 Hardware Connection

Every device connected to the I<sup>2</sup>C-bus must have an open drain/open collector output for both the clock (SCL) and data (SDA) lines. Each of the lines is connected to the VDD supply via a common pull-up resistor of 10K $\Omega$  in value. The connection among master and many slave devices is shown in Figure 6. The number of devices that can be connected to the I<sup>2</sup>C-bus is limited only by the maximum bus load capacitance of 400pF.



**Figure 6 Hardware connection among master and slave devices**

## 3 Software Description

### 3.1 Software Concept

The clock and data of the I<sup>2</sup>C-bus are generated by the timer T3 interrupt of the C16x microcontroller. The clock frequency of the I<sup>2</sup>C-bus is 100 KHz with 20 MHz CPU of the microcontroller. A reload mode for the timer is required to generate a clock frequency of 100KHz. The reload mode requires two general purpose timers; one of the timer is used as the core timer (T3) with 400ns resolution, the other timer is the auxiliary timer in reload mode (T2). The reload value for the T2 timer is 24 which will generate an interrupt every  $10\mu\text{s}/100\text{KHz}((24+1)*400\text{ns})$  in count-down mode. A complete cycle of the clock will be generated within the timer interrupt service routine. The priority of the timer interrupt is at the lowest which can be changed depending on the priority in your application.

The I2C\_HW.C software module is divided into 5 software subroutines which can be accessed by the main or external program. Those 5 software subroutines are used to construct the data transfer format of the I<sup>2</sup>C-bus. Those 5 software subroutines are I<sup>2</sup>CInit, I2CStart, I2CMasterWrite, I2CMasterRead, and I2CStop.

The two types of data transfer format (master write, and master read/combined format) are written in the I2CHW\_TS.C. The I2CHW\_TS.C is a simple test program which just to verify the I2C\_HW.C software module. This test program transmits 10 bytes of data to an E<sup>2</sup>PROM IC from the array location of the microcontroller. The 10 bytes of data will be stored in the word address 0 to 9 of the E<sup>2</sup>PROM IC. Next, the microcontroller will read back the contents of the 10 bytes from the word address 0 to 9 of the E<sup>2</sup>PROM IC and then store it into another array location of the microcontroller.

### 3.2 Description of Module Subroutines

#### 3.2.1 I<sup>2</sup>C-BUS Software Module

Table 2 I<sup>2</sup>C-BUS Software Module

<b>Source file:</b>	I2C_HW.C
<b>Header file:</b>	
<b>User definition file:</b>	I2C.DEF

## Description

This module is a standard I<sup>2</sup>C-bus single master protocol by using timer T3 interrupt. The clock as well as transmit/receive data are handled by the timer interrupt.

## Module Subroutines

1. void Delay(unsigned int count);
2. unsigned char Check\_SCL();
3. unsigned char I2CInit();
4. void I2CStart();
5. void I2CMasterWrite(unsigned char input\_byte);
6. void I2CMasterRead(unsigned char ack);
7. unsigned char I2CStop();

### void Delay(unsigned int count)

To create time delay for clock and data signal.

**Table 3      Delay - Parameter**

Parameter	Description
unsigned int count	number of count for time delay.

### unsigned char Check\_SCL()

Send HIGH and read the SCL line. It will wait until the line has been released from slave device with the time-out of 10 ms.

**Table 4      Check\_SCL - Parameter**

Parameter	Description
None	

### Return

The return value is "0" if the clock and data lines have no problem. Otherwise, the return value will be "1".

### **unsigned char I2CInit()**

Set up timer in reload mode which requires two timers; T2 as the reload timer, and T3 as the core timer. Those two timers will act like a reload timer and have an resolution of 100 KHz.(1/(400ns \* 25)). After that, check the clock and data lines for any bus faulty like no pull-up resistor on SDA/SCL or pull-down to low by the slave device.

**Table 5 I2CInit - Parameter**

Parameter	Description
None	
<b>Return</b>	
The return value is "0" if the clock and data lines have no problem. Otherwise, the return value will be "1".	

### **void I2CStart()**

Generate a START condition on I<sup>2</sup>C- bus.

**Table 6 I2CStart - Parameter**

Parameter	Description
None	

### **void I2CMasterWrite(unsigned char input\_byte)**

Check for any WAIT condition before writing one byte of data to the slave device. Setup the first bit of data right after the START condition.

**Table 7 I2CMasterWrite - Parameter**

Parameter	Description
unsigned char input_byte	one byte of data to be sent to slave.

### **void I2CMasterRead(unsigned char ack)**

Check for WAIT condition before reading one byte of data from the slave device.

**Table 8      I2CMasterRead - Parameter**

<b>Parameter</b>	<b>Description</b>
unsigned char ack	"0" - generate LOW output by the master after a byte of data is received. "1" - generate HIGH output by the master after a byte of data is received.

### **unsigned char I2CStop()**

Generate a STOP condition on the I<sup>2</sup>C bus. In addition, it will generate clock pulses until the line is released by the slave device and the time-out is 10 ms before returning a "HIGH" value indicating an error.

**Table 9      I2CStop - Parameter**

<b>Parameter</b>	<b>Description</b>
None	
<b>Return</b>	
The return value is "0" if the clock and data lines have no problem. Otherwise, the return value will be "1".	

## **3.2.2      I<sup>2</sup>C-BUS Application Software**

<b>Source file:</b>	I2CHW_TS.C
<b>Header file:</b>	I2C_HW.H

### **Description**

This program is for testing only. The purpose of this program is to make use of the standard I<sup>2</sup>C protocol module (I2C\_HW.C) to control the nonvolatile memory (E<sup>2</sup>PROM).

**Software Description**

This program writes 10 bytes of data into the E<sup>2</sup>PROM in sequence and the data is retrieved from the array location of the microcontroller. Then read back 10 bytes of data from the E<sup>2</sup>PROM at the same location to which they have been programmed and store it in the array location of the microcontroller.

**Software subroutines**

1. unsigned char CheckWrite()
2. unsigned char WriteE2prom(unsigned char address, signed int sub\_addr, unsigned char \*buffer, unsigned char count)
3. unsigned char ReadE2prom (unsigned char address, signed int sub\_addr, unsigned char \*buffer, unsigned char count)

**unsigned char CheckWrite()**

Check for the completion of programming after the memory write. If the programming is completed, the acknowledge bit will be "0".

**Table 10      CheckWrite - Parameter**

Parameter	Description
None	

**Return**

If the return value is "0", the programming of E<sup>2</sup>PROM is considered to be done.  
Other-wise, the programming of E<sup>2</sup>PROM is still in progress.

**unsigned char WriteE2prom(unsigned char address, signed int sub\_addr, unsigned char \*buffer, unsigned char count)**

Write number of data bytes to E<sup>2</sup>PROM. The flow of this subroutine is derived from the data format of writing to the E<sup>2</sup>PROM as in the figure #2.



**Table 11      WriteE2prom - Parameter**

<b>Parameter</b>	<b>Description</b>
unsigned char address	specifies the slave device address
signed int sub_addr	specifies the sub-address/word address
unsigned char *buffer	point to the location of data to be sent
unsigned char count	number of bytes to be sent

**Return**

If the return value is "0", the programming of E<sup>2</sup>PROM is completed. Otherwise, the data is needed to be sent again because there is no acknowledge from the slave device.

**unsigned char ReadE2prom(unsigned char address, signed int sub\_addr, unsigned char \*buffer, unsigned char count)**

Read number of data bytes from E<sup>2</sup>PROM. The flow of this subroutine is derived from the data format of reading from the E<sup>2</sup>PROM as in the figure #3.

**Table 12      ReadE2prom - Parameter**

<b>Parameter</b>	<b>Description</b>
unsigned char address	specifies the slave device address
signed int sub_addr	specifies the sub-address
unsigned char *buffer	point to the location of data to be stored
unsigned char count	number of bytes to be received

**Return**

If the return value is "0", the reading of E<sup>2</sup>PROM is completed. Otherwise, the data is needed to be sent again because there is no acknowledge from the slave device.

### **3.3 Software Compilation**

The compilation of this software is using the KEIL C166 compiler. First of all, under the PROJECT menu, click on the "New Project", then key in the name of this project and add files to the project which are the I2C\_HW.C and I2CHW\_TS.C. Then, save the project. After that, go to the OPTIONS menu and click on the "C166 Compiler..." . Lastly, select the option under OBJECT and cross the box under "Enable 80C167 instructions". This option will allow you to use the C16x derivatives. Now the project is ready to compile and link all the object files. The compiling and linking of the project can be done by clicking the icon "BUILD ALL".

The AP162401.EXE is a compressed file and contains I2C\_HW.H, I2C\_DEF, I2C\_HW.C, and I2CHW\_TS.C. All these files are necessary to complete the compilation of the software program.

<http://www.infineon.com>