

MAZARITA_TEAM

Alaa_Salah

Mohanad_Mohamed

Contents

1) Design Files:	2
2) Snippets:.....	2
3) Synthesis :	5


1)Design Files:

Link:


https://drive.google.com/drive/folders/1XNSKlNwFX5V1o6J_0B1wfRq-JrDrnDLf?usp=sharing

2)Snippets:

1. Two most significant bits of rx_data are [00],then write address state [the address I'll use to insert into RAM] in this case address is 8'b00000010 due to sequential output count from 2 not 1 so I'll get output at 11.




2. Two most significant bits of rx_data are [01],then I'll write data state with address from previous state which is 2 [8'b00000010] I stored it at temp_address ,hence I'll write my data [8'b00001110] into mem .




3. Two most significant bits of rx_data are [10], then I'll read address state and I supported same address memory I used to get same data from mem then my address is [8'b000000010].





4. Two most significant bits of rx_data are [11], then I expected same data to be put on dout bus and this is read data state.




5. Finally I wait in Read Data state to export parallel data at single MISO bit [serial data].



3) Synthesis :





Thanks