#### 1. Introduction

Embedded systems are the backbone of modern smart devices, enabling functionality in fields ranging from consumer electronics to automotive control, medical equipment, and industrial automation. These systems are typically powered by Microcontroller Units (MCUs), which are highly integrated chips designed to handle dedicated computational tasks. The operational performance of an MCU is determined not only by its processing core but also by its **clock system** and **interrupt architecture**, which are critical for timing accuracy, synchronization, and real-time responsiveness. This assignment presents a comprehensive technical study of the MCU clock system and interrupt mechanisms, including their hardware structure, startup behavior, and software-level control strategies.


## 2. MCU Clock System

The **clock system** in an MCU serves as the heartbeat of the embedded system. It defines how fast instructions are executed, how peripherals communicate, and how time-dependent operations are managed. A well-configured clock system ensures reliable operation, minimal power consumption, and optimal performance.

### 2.1. Clock Sources and Generation

Microcontrollers typically provide multiple clock sources to accommodate various design constraints such as power efficiency, timing accuracy, and application complexity:

#### Internal RC Oscillator




- o Resides within the MCU silicon.
- Offers quick startup times and low power usage.

Suitable for non-critical timing applications due to its lower frequency accuracy.

# • External Crystal or Ceramic Resonator

- Requires external components (e.g., 8 MHz quartz crystal).
- o Provides high frequency stability and accuracy across a wide temperature range.
- Essential in communication protocols such as UART, USB, or CAN that demand precise baud rates.

# PLL (Phase-Locked Loop)



- A frequency multiplier that enables the MCU to generate high-speed clocks from a low-frequency input.
- Often used to achieve system clock frequencies in the tens or hundreds of MHz range.
- o Adjustable via register settings to match application-specific performance goals.

# Low-Speed Oscillators (LSI, LSE)

- Typically 32.768 kHz crystals used for real-time clock (RTC) modules or low-power sleep modes.
- Helps maintain timing even when the main system is powered down.

#### 2.2. Clock Tree Structure and Distribution

The generated clock signals are distributed throughout the MCU using a hierarchical structure known as the **clock tree**, which enables selective control over various subsystems:

# SYSCLK (System Clock)

- Drives the core CPU and system bus.
- Derived from PLL, HSE, or HSI depending on the configuration.

# AHB, APB1, APB2 (Bus Clocks)

- Connects internal modules like DMA, GPIO, and Flash memory.
- Each bus may have separate prescalers to reduce the effective frequency and save power.


# • Peripheral Clocks

- Dedicated clock sources for modules like ADC, SPI, I2C, USART.
- Can be individually enabled or disabled via RCC (Reset and Clock Control) registers to optimize power usage.

### Timer Clocks

 Often sourced directly from internal oscillators or divided system clocks for accurate event timing.

### STM32 Clock Tree



## 2.3. Clock Configuration and Stability

MCUs offer rich configuration options through system registers (e.g., STM32's RCC\_CFGR, PLLCFGR) allowing developers to:

- Switch clock sources dynamically.
- Enable clock output for external synchronization.
- Adjust prescalers and multipliers.
- Monitor clock stability using hardware fault detection.

Clock failure detection circuits can switch to backup oscillators or trigger an interrupt to preserve system integrity.

# 3. Interrupt Fundamentals and Architecture

The interrupt system in an MCU enables the processor to react to external or internal events immediately by suspending its current task. This mechanism ensures high responsiveness and low-latency handling of time-critical tasks without the inefficiencies of polling.

### 3.1. Definition and Purpose of Interrupts

An **interrupt** is a signal that informs the processor of an event requiring immediate attention. Upon receiving an interrupt, the CPU suspends its current execution, stores the context, and jumps to a pre-defined **Interrupt Service Routine (ISR)**.

This process facilitates:

- Real-time processing of asynchronous events.
- Efficient CPU usage by eliminating the need for continuous polling.
- Support for multitasking and layered system priorities.

### 3.2. Types and Sources of Interrupts

Interrupts can originate from a variety of sources, broadly categorized into:

#### External Interrupts

Triggered by changes on GPIO pins or external hardware such as sensors or buttons.

# Internal (Peripheral) Interrupts

Generated by on-chip modules (e.g., timers reaching a count, ADC conversion complete, UART data received).

## Software Interrupts and Exceptions

Triggered programmatically using special instructions (e.g., SVC or INT). Used to invoke operating system services or emulate hardware events.

# • System Exceptions

Include critical events like NMI (Non-Maskable Interrupt), HardFault, and SysTick, often used in fault management or system tick generation in RTOS.

### 3.3. NVIC: Nested Vectored Interrupt Controller

Most modern 32-bit MCUs, particularly those based on the ARM Cortex-M architecture, feature an advanced interrupt controller called the **NVIC**. It supports:

- **Vectored interrupts**: Direct mapping of interrupt sources to memory addresses.
- Interrupt priority levels: Allow classification of interrupts by urgency.
- **Nested interrupts**: Higher-priority interrupts can preempt lower ones.
- **Enable/disable control**: Fine-grained interrupt masking.
- Pending and active status registers: Allow querying and management of interrupt state.

### 4. Interrupt Handling and Startup Process

# 4.1. Vector Table and ISR Mapping

The **vector table** is a critical structure in embedded systems that resides at a predefined memory address (usually 0x00000000 or 0x08000000) and contains pointers to all the ISRs. The first two entries are:

- **Initial Stack Pointer**: Sets the top of the stack.
- **Reset Handler**: The entry point after reset.

Subsequent entries correspond to specific interrupts like Timer1 Overflow, UART RX, GPIO pin triggers, etc. When an interrupt is triggered, the processor uses this table to branch to the corresponding ISR.

# 4.2. Startup Flow and Interrupt Configuration

The general startup and interrupt configuration sequence includes:

- 1. Power-on Reset: CPU loads stack pointer and reset vector.
- 2. **System Initialization**: Clock system and memory subsystems are configured.

- 3. **Peripheral Initialization**: Timers, ADCs, UARTs, and GPIOs are configured.
- 4. Interrupt Source Configuration: Set edge/level triggers, clear flags, and enable sources.
- 5. **NVIC Setup**: Set interrupt priorities, enable/disable specific interrupts.
- 6. **Enable Global Interrupts**: Using system calls or instructions ( enable irq()).

# **4.3. ISR Design Principles**

- Should execute quickly to avoid blocking other critical interrupts.
- Must clear interrupt flags to prevent repeated triggering.
- Avoid complex logic or delays within the ISR.
- For lengthy processing, use deferred interrupt handling—the ISR sets a flag, and the main loop completes the task.

# **5. Software Mechanisms and Concepts for Managing Interrupts**

Efficient software-based interrupt management is essential for system reliability and real-time performance. Developers must employ structured techniques to control, prioritize, and synchronize interrupt execution.

### **5.1. Global vs Local Interrupt Control**

#### Global Control:

Disables all interrupts (e.g., \_\_disable\_irq()), used in critical code sections to prevent context switching.

#### Local Control:

Enables or disables specific interrupt lines using NVIC registers (NVIC\_EnableIRQ(), NVIC\_DisableIRQ()).

### 5.2. Interrupt Prioritization and Pre-emption

The NVIC supports a priority scheme where:

- Lower numerical value = higher priority.
- **Pre-emption Priority**: Determines which interrupt can preempt another.
- **Subpriority**: Used to resolve conflicts between interrupts with the same pre-emption level.

This mechanism is vital in systems where some interrupts (e.g., emergency stop) must override others (e.g., data transmission).

# 5.3. Edge and Level Sensitivity

Interrupt lines can be configured as:

- Rising/Falling Edge Triggered: Interrupt is generated when the input changes state.
- Level Triggered: Interrupt remains active as long as the input stays in a defined state.

This allows fine control over interrupt behavior and prevents missed or spurious triggers.

# **5.4. Debouncing Techniques**

Mechanical components like buttons may generate noisy signals due to physical bouncing. Software techniques to handle this include:

- **Time-based Filtering**: Disable the interrupt for a short period after the first trigger.
- **State Machines**: Track stable transitions to filter out noise.
- Interrupt Masking: Temporarily disable the interrupt line during debounce.