


# Trigger Processor Implementation

Nathan Felt

2015 May 4


# ART Data/Trigger Processor Overview



# ADDC GBT Data Packet

- Each ADDC will service 2 sets of 32 VMMs and have 2 fiber outputs using the GigaBit Transceiver (GBT) architecture. One fiber per 32 VMMs
- The GBT packet in widebus mode will provide 112 data bits at a rate of 4.8 Gbs and arrives once every bunch crossing
  - HIT\_CNT = 4-bit number of hits (range 0 - 8; 9 - 15 invalid)
  - ART\_DATA = 6-bit triggered VMM strip number
  - ARTDATA\_PARITY = 8-bit parity, one per hit
  - HIT\_LIST= The triggered state of each of the 32 VMMs will be represented as a single bit in this 32-bit field.

# ADDC GBT Data Packet



# MM Trigger Processor Algorithm and Latency

GBT Packet  
From ADDC

**GBT-FPGA**  
Deserialize  
(one per fiber)

**ADDC Decode**  
(one per fiber)

5 Ticks

Hit Data includes:  
Slope, Strip#, BCID  
For each hit

**Finders**  
One per "region"

Hit DataA  
Hit DataB

Track Data  
Track Strobe

3 Ticks

3 Ticks

**Fitter**  
(One per fiber)

Track data includes:  
Hit Data for each member  
of a "found" track

**Average**  
(x plane slopes)

Track Data

Mx Global

3 Ticks

**Average**  
(u plane slopes)

Track Data

Mu Global

2 Ticks

**Average**  
(v plane slopes)

Track Data

Mv Global

2 Ticks

**Calc Mx Local**

Track Data

Mx Local

5 Ticks

**Calc ROI**

Mx Global  
Mu Global  
Mv Global

ROI

5 Ticks

**Calc DTheta**

Track Data  
Mx Global  
Mx Local

DTheta

4 Ticks


**Format**

Up to 8 Track  
Candidates sent to  
sTGC Trigger  
Processor

# Implementation

- 320 MHz Internal Clock
- $1/16^{\text{th}}$  sector slice, containing all elements of algorithm implemented
- Modelsim used for simulation
- Xilinx Vivado 14.4 used for synthesis and PAR
- No timing errors in algorithm
- Extrapolated resource estimate
  - 70% targeting a '485
  - 50% targeting a '690.
- Source code on SVN

# Development Platform



# Development Platform


- Matlab used for all data formatting, communication and analysis
- Communication uses TCP/IP on Microblaze with AXI interface to Programmable Logic
- ADDC Emulator
  - Generates GBT packets from track data files
  - Currently lives in Trigger Processor FPGA
- GBT Loopback
  - Option to bypass
  - Implementation uses code from the CERN GBT-FPGA project



# Development Platform

- Algorithm hardware results comparable to computer simulation
  - Currently working on increasing the bit resolution of some variables, This will likely increase latency by 6 – 9 ns
- Initial data communication with BNL ADDC verified

# Development Platform




# Ancillary functions

- Ancillary functions common to both MM and sTGC can be shared as well-defined packages.
- Ancillary functions Include
  - Timing and Trigger control (TTC)
  - Level-1 pipeline and derandomizer
  - read/write of configuration parameters
  - monitoring
  - playback for debugging
  - Segment output to Sector Logic
  - Segment output to “other” detector’s trigger processor
- Three groups will participate in writing the firmware:
  - Harvard
  - Illinois
  - Weizmann




# Backup

# Hardware / Software Example Comparisons






# Trigger Processor with ADDC




# Monitoring Functions

NSW Trigger Processor  
Event & monitoring output



FELIX  
framed  
format




Guarantees packet boundaries, e.g. event boundaries.  
8b/10b comma characters are not forwarded to the LAN.

LL\_TrigProcInternal\_V01



# Data Path

## NSW Trigger Processor context



LL\_TrigProcContext\_V01