ADDC Schematic INDEX

Page 1-2: Power Supply Chips

Page 3: Power Connector

Page 4-5: GBTx Power & General IO


Page 6: GBTx Configuration & Serial Interface


Page 7: GBTx Clock Output


Page 8: SLVS clock Translators


Page 9-15: FPGA Schematics


Page 16: QSFP connector with cage Page 17: 36p mini SAS connector















































Schematic Ends

Ref Pages BELOW

Remindings:

- 1. ADD silkscreen for resistor selection
- 2. Check the package drawed by my self...
- 3. ADD Capacitors for OSCs and convertor chips
- 4. CHECK THE cfg of FPGA again