Skip to content
Avatar

Achievements

Achievements

Highlights

  • Pro
Block or Report

Block or report alainlou

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
alainlou/README.md

🐸

Pinned

  1. website Public

    My personal website

    JavaScript

  2. pong Public

    no software, no cap

    Verilog

  3. synth Public

    "Cool to be square wave" - @JeriEllsworth

    SystemVerilog

  4. hdlbits Public

    Verilog

  5. 1
    # Copyright (C) 2020  Intel Corporation. All rights reserved.
    2
    # Your use of Intel Corporation's design tools, logic functions 
    3
    # and other software and tools, and any partner logic 
    4
    # functions, and any output files from any of the foregoing 
    5
    # (including device programming or simulation files), and any 
  6. 6502 Public

    SystemVerilog

622 contributions in the last year

Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Mon Wed Fri
Activity overview
Contributed to alainlou/pong, alainlou/hdlbits, alainlou/website and 5 other repositories

Contribution activity

January 2022

1 contribution in private repositories Jan 6

Seeing something unexpected? Take a look at the GitHub profile guide.