

✉ az2lou@uwaterloo.ca 🌐 alainlou.com in alainlou 📄 alainlou

SKILLS

LANGUAGES: Bash, C, C#, C++, Java, JavaScript, Perl, Python, RISC-V, Rust, Verilog/SystemVerilog, VHDL

FRAMEWORKS: cocotb, CppUTest, Litex, oneAPI, OpenCL, SYCL

TOOLS: AWS, Azure, CMake, GDB, Git, Linux, Logic Analyzer, Perforce, Quartus, Soldering, Vivado

EMPLOYMENT

Intel <i>IP Design Intern, External Memory Interfaces</i> <ul style="list-style-type: none">Features for platform designer (Quartus) and next-gen memory	Sept. 2021 - Dec. 2021 Remote
University of Waterloo <i>Research Assistant (part-time), Configurable Arch. Lab</i> <ul style="list-style-type: none">Investigating area and performance characteristics of Efinix FPGA architecturePython and Tcl scripting, OpenCV to extract metrics not available in tool reportingPaper planned for FPGA 2022	May 2021 - Current Remote
Intel <i>FPGA Software Engineering Intern, High Level Design</i> <ul style="list-style-type: none">Improving performance, usability and code quality of OpenCL and SYCL products for Intel FPGAsImplemented USM host allocation use-after-free detection and warning, reset FPGA kernels on host program exitGround-up rewrite of build system for FPGA runtime, using modern CMake, deleting 2.5k lines of Make codeAddressed release gating issues: error in compiler, installation script shell compatibility and functional errors in SYCL designsUsed GDB, OpenCL Intercept Layer and VS Debugger; gained knowledge about GCC, LD, MSVC and QuartusGroup-wide triager for regression test failures in HLD products	Jan. 2021 - May 2021 Remote
Microsoft <i>Explore Intern, OneDrive + SharePoint</i> <ul style="list-style-type: none">PM and SWE in feature development lifecycle of datetime formatting and boolean rendering features in Microsoft ListsCollaborated cross-team to create design (Figma) and PM specs, iterating through user feedback, design critiques, spec reviewsImplemented new web components using React, Fluent UI and the JavaScript Date APIWrote library functions to deal with localization, internationalization and timezone conversions	May 2020 - Aug. 2020 Remote
University of Waterloo <i>Research Assistant (part-time), Intelligent Connectivity Lab</i> <ul style="list-style-type: none">Developed platform for distributed RFID readers, using Raspberry Pi running Windows 10 IoT and .NET frameworkUsed Octane SDK for Impinj RAIN RFID reader and Azure services to build batch data pipelineWebapp GUI using d3.js frontend and Azure VM running nginx, gunicorn, flask, cronjobs for batch processing	Jan. 2020 - Apr. 2020 Waterloo, Canada

PROJECTS

Litex 📄 <ul style="list-style-type: none">Booting and running RISC-V code on my FPGA boardLearned about external memory interfacing, using ILAs, electrical effects of board connectionsContributed to litex-boards open-source repo	Aug. 2021
Synth 📄 <ul style="list-style-type: none">All-digital monophonic square wave synthesizer, using a single clock domain115 200-baud UART TX/RX	Apr. 2021
Pong 📄 <ul style="list-style-type: none">Pure hardware implementation of Pong on an FPGA board480x640 1-bit VGA controller, 7-segment scoreboard, ALTPLL	Feb. 2021 - Mar. 2021

AWARDS

2nd Overall & Best Use of Azure, <i>Hack the 6ix</i>	Aug. 2019
Best Use of StdLib, <i>EngHack</i>	June 2019
Top 10 Overall, <i>Hack Lassonde</i>	Mar. 2019

EDUCATION

University of Waterloo Candidate for BAsC Computer Engineering <ul style="list-style-type: none">Dean's Honours List x2President's Research Award x2Mentor in Tech+, ECE Society; UW Engineering Ambassador	Sept. 2018 - Apr. 2023
---	------------------------