ALAIN LOU

ECE, UNIVERSITY OF WATERLOO

SKILLS

LANGUAGES: Bash. C. C#. C++, Java. JavaScript. Perl. Pvthon, RISC-V. Rust. Veriloa/SystemVeriloa, VHDL

FRAMEWORKS: Cocotb, CppUTest, oneAPI, OpenCL, SYCL

TOOLS: AWS, Azure, CMake, GDB, Git, Linux, Perforce, Quartus, Soldering

EMPLOYMENT

University of Waterloo

May 2021 - Current Remote

Research Assistant (part-time), Configurable Arch. Lab

• Investigating area and performance characteristics of Efinix FPGA architecture

Jan. 2021 - May 2021 Remote

FPGA Software Engineering Intern, High Level Design

- Improving performance, usability and code quality of OpenCL and SYCL products for Intel FPGAs
- Implemented USM host allocation use-after-free detection and warning, reset FPGA kernels on host program exit
- Ground-up rewrite of build system for FPGA runtime, using modern CMake, deleting 2.5k lines of Make code
- Addressed release gating issues: error in compiler, installation script shell compatibility and functional errors in SYCL designs
- Used GDB, OpenCL Intercept Layer and VS Debugger; gained knowledge about GCC, LD, MSVC and Quartus
- Group-wide triager for regression test failures in HLD products

Microsoft May 2020 - Aug. 2020 Explore Intern, OneDrive + SharePoint Remote

- PM and SWE in feature development lifecycle of datetime formatting and boolean rendering features in Microsoft Lists
- Collaborated cross-team to create design (Figma) and PM specs, iterating through user feedback, design critiques, spec reviews
- Implemented new web components using React, Fluent UI and the JavaScript Date API
- Wrote library functions to deal with localization, internationalization and timezone conversions

Jan. 2020 - Apr. 2020 Waterloo, Canada

Research Assistant (part-time), Intelligent Connectivity Lab • Developed platform for distributed RFID readers, using Raspberry Pi running Windows 10 IoT and .NET framework

- Used Octane SDK for Impinj RAIN RFID reader and Azure services to build batch data pipeline
- Webapp GUI using d3.js frontend and Azure VM running nginx, gunicorn, flask, cronjobs for batch processing

PROJECTS

Apr. 2021 - Current

• Implementation of MOS 6502-compatibile processor using modern digital design tools (SystemVerilog, cocotb testbench)

Synth (? Apr. 2021

All-digital monophonic square wave synthesizer, using a single clock domain

• 115 200-baud UART TX/RX

Feb. 2021 - Mar. 2021 Pong ()

- Pure hardware implementation of Pong on an FPGA board
- 480x640 1-bit VGA controller, 7-segment scoreboard, ALTPLL

AWARDS

President's Research Award, University of Waterloo Jan. 2020

2nd Overall & Best Use of Azure, Hack the 6ix Aug. 2019

Best Use of StdLib, EngHack

Top 10 Overall, Hack Lassonde Mar. 2019

EDUCATION

University of Waterloo

Candidate for BASc Computer Engineering

- Dean's Honours List x2
- Mentor in Tech+, ECE Society; UW Engineering Ambassador

June 2019

Sept. 2018 - Apr. 2023