16 bit microprocessor report Report



date: April 29, 2022 author: Yuzhi Chen course: Digital Electronics Design with VHDL

Abstract

The project task is to design a 16 bit microprocessor kernel using fetch and execute states with ADD, STORE, LOAD, JUMP and JNEG functions.

The final design contains three test cases which are both simulated on software and implemented on hardware using $DE1_SOC$ board.

Contents

1	Introduction	1
2	Project Description 2.1 Tools Software	1 1 1
3	Theory	2
	3.1 The design of state machine	
4	Implementation	3
	4.1 Control Unit	3
	4.2 Program Counter	4
	4.3 Memory Interface	5
	4.4 Instruction Register	6
	4.5 Accumulator register	7
	4.6 Arithmetic Logic Unit	10
	4.7 Memory	
	4.8 Clock Frequency Divider	
	4.9 Hex Display	
	4.10 Complete Design	
5	Tests Result	13
J	5.1 A=B+C	
	5.2 If AC<0 then PC <= address	
	5.3 If A>=0 then B=C	
	5.3 If A>=0 then B=C	10
6	Conclusions and evaluation	16
7	Appendix A. Source Code	16
	7.1 Control Unit	16
	7.2 Program Counter	17
	7.3 Memory Interface	
	7.4 Instruction Register	
	7.5 Accumulator register	
	7.6 Arithmetic Logic Unit	
	7.7 Memory	
	7.8 Clock Frequency Divider	
	7.9 Hex Display	

1 Introduction

This project gives the possibility of building up a basic microprocessor with Program Counter (PC), Instruction Register (IR), Accumulator Register (AC), Arithmetic Logic Unit (ALU), Memory Interface (MIF). The processor is connected to a Memory which stores instructions and values and a hex-display to show the output of Accumulator register. Instructions are 16 bits with 8 bits op code and 8 bits address part pointing on data or the next operation.




Figure 1.1: Structure of 16 bit microprocessor

The project also gives a good and valuable knowledge about design of state machine and timing issue in hardware programming.

2 Project Description

2.1 Tools Software

The project task is to design a microprocessor kernel that in the end should be tested in hardware. The Quartus project is using a CYCLONE V: 5CSEMA5F31C6.

The Intel Quartus Prime Design Software used to design for Intel FPGAs, SoCs, and complex programmable logic device (CPLD) from design entry and synthesis to optimization, verification, and simulation. ModelSim simulates behavioral, RTL, and gate-level code - delivering increased design quality and debug productivity with platform-independent compile. Single Kernel Simulator technology enables transparent mixing of VHDL and Verilog in one design. The SignalTap Logic Analyzer helps debug an FPGA design by probing the state of the internal signals in the design without the use of external equipment. Defining custom trigger-condition logic provides greater accuracy and improves the ability to isolate problems.

2.2 Design

The design is using smaller components, these units are: Clock Frequency Divider: generate low frequency clock signal Control Unit: control the state machine Program Counter (PC): locate present address Instruction Register (IR): decode and execute Accumulator register (AC): store immediate resulte Arithmetic Logic Unit (ALU): arithmetic operations Memory Interface (MIF): access memory and data bus Hex Display: display the value of Accumulator register (AC) These units perform

simple tasks that together as a microprocessor that are doing intended operations with a sequence of instructions.

3 Theory

3.1 The design of state machine

The Control Units contains a state machine with two states fetch and execute.

When fetch state, the program counter (PC) keeps the address of the running instruction and do a instruction-fetch. After a successful fetch the program counter is increased by '1'. instruction is found at the address in Memory and go through the memory interface (MIF). The memory interface (MIF) push the value in buswire and then the value is loaded in the instruction register (IR) where the decode will happen. The fetch state can be described that way in microcode like

 $\begin{aligned} & \text{MIF} = \text{PC} \\ & \text{Read memory, (Instruction from memory)} \\ & \text{IR} = \text{memory bus} \\ & \text{PC=PC+1} \end{aligned}$

When execute state, The decoding of the instruction part in IR leads to the execution of operations on different registers and the arithmetic logic unit. New data is found in address and push into buswire so the accumulator (AC) which is the primary intermediate storage register and the arithmetic logic unit (ALU) for operations can use them . The execute state can be described that way in microcode like

Decode the op-code to find next state MIF=IR Start a memory read




Figure 3.1: State machine design

3.2 The design of bit instructions

The memory and data parts should then be 16 bits wide. The 8 bits op-code leads to an operation when it is decoded in a control unit. The 8 bits address part is pointing on data or the next operation.




Figure 3.2: Data instruction design

The decode table of op code is as follows.

			op-code
ADD	address	AC <= AC + content at the memory address	00
STORE	address	content at the memory address <= AC	01
LOAD	address	AC <= content at the memory address	02
JUMP	address	$PC \le address$	03
JNEG	address	if AC < 0 then PC <= address	04

4 Implementation




Figure 4.1: All units in this design

4.1 Control Unit

The control Unit viewed as a component has 2 inputs and 2 outputs.

Pins	Type	bits	description
clk	Input	1	clock signal
reset	Input	1	reset button input
reset-sig	Output	1	reset signal
state-sig	Output	2	state signal



Figure 4.2: Control Unit block




Figure 4.3: Control Unit RTL

4.2 Program Counter

The Program Counter viewed as a component has 6 inputs and 1 output.

Pins	Type	bits	description
reset-sig	Input	1	reset signal
state-sig	Input	2	state signal
pc-jneg	Input	1	do JNEG when receive signal
jump-sig	Input	1	do JUMP when receive signal
clk	Input	1	clock signal
ir-addr	Input	8	address from IR
pc-addr	Output	8	address to MIF



Figure 4.4: Program Counter block




Figure 4.5: Program Counter RTL

4.3 Memory Interface

The Memory Interface viewed as a component has 8 inputs and 5 outputs.

Pins	Type	bits	description
state-sig	Input	2	state signal
pc-addr	Input	8	address from PC
ir-addr	Input	8	address from IR
ir-ev	Input	1	switch the address between IR and PC
add-sig	Input	1	push value to bus when receive signal
store-sig	Input	1	push value to Memory when receive signal
load-sig	Input	1	push value to bus when receive signal
jump-sig	Input	1	push value to bus when receive signal
we	Output	1	writing enable
address	Output	8	address to Memory
oe	Output	1	Output enable
data-io	Input/Output	16	databus between MIF and Memory
buswire	Input/Output	16	databus in microprocessor




Figure 4.6: Memory Interface block




Figure 4.7: Memory Interface RTL

4.4 Instruction Register

The Instruction Register viewed as a component has 3 inputs and 7 outputs.

Pins	Type	bits	description
state-sig	Input	2	state signal
clk	Input	1	clock signal
buswire	Input	16	databus in microprocessor
ir-addr	Output	8	address to MIF
ir-ev	Output	1	switch the address between IR and PC
add-sig	Output	1	operation ADD
store-sig	Output	1	operation STORE
load-sig	Output	1	operation LOAD
jump-sig	Output	1	operation JUMP
jneg-sig	Output	1	operation JNEG




Figure 4.8: Instruction Register block




Figure 4.9: Instruction Register RTL

4.5 Accumulator register

The Accumulator viewed as a component has 6 inputs and 2 outputs.

Pins	Type	bits	description
alu-reg	Input	16	data from ALU
add-done	Input	1	get ALU value when receive signal
reset-sig	Input	1	reset ACC to 0
clk	Input	1	clock signal
store-sig	Input	1	wrtie value to bus
load-sig	Input	1	load value from bus
acc-reg	Output	16	data to ALU
buswire	Input/Output	16	databus in microprocessor

```
acc

alu reg[15..( acc reg[15 add don buswire[15...( reset si clk store si load si inst
```

Figure 4.10: Accumulator register block




Figure 4.11: Accumulator register RTL

4.6 Arithmetic Logic Unit

The Arithmetic Logic Unit viewed as a component has 5 inputs and 3 outputs.

Pins	Type	bits	description
clk	Input	1	clock signal
jneg-sig	Input	1	do JENG operation
buswire	Input	16	databus in microprocessor
add-sig	Input	1	do ADD operation
acc-reg	Input	16	data from ACC
pc-jneg	Input	1	tell PC do JENG operation
alu-reg	Output	16	data to ACC
add-done	Output	1	tell ACC add complete




Figure 4.12: Arithmetic Logic Unit block




Figure 4.13: Arithmetic Logic Unit RTL

4.7 Memory

The Memory viewed as a component has 5 inputs and 1 output.

Pins	Type	bits	description
reset-sig	Input	1	reset Memory to preset value
we	Input	1	write enable
address	Input	8	address from MIF
oe	Input	1	output enable
clk	Input	1	clock signal
data-io	Input/Output	16	databus between MIF and Memory



Figure 4.14: Memory block




Figure 4.15: Memory RTL

4.8 Clock Frequency Divider

The Clock Frequency Divider viewed as a component has 2 inputs and 1 output.

Pins	Type	bits	description
clock	Input	1	high frequency clock signal
reset	Input	1	reset button input
clk	Input	1	low frequency clock signal




Figure 4.16: Clock Frequency Divider block




Figure 4.17: Clock Frequency Divider RTL

4.9 Hex Display

The Hex Display viewed as a component has 1 input and 4 outputs.

Pins	Type	bits	description
acc-reg	Input	16	data from ACC
display0-3	Output	1	decoded hex signal



Figure 4.18: Hex Display block




Figure 4.19: Hex Display RTL

4.10 Complete Design

The complete design as shown in the block diagram.




Figure 4.20: The complete design

5 Tests Result

$5.1 \quad A=B+C$

Figure 5.1 shows the code for 'A=B+C' process.

- 1. mem-array(0) >= "00000010111111110"; -02FE:LOAD 254 Load the value in mem-array(254), ACC should contains a value 3 now.
- 2. mem-array(1) >= "00000000111111101"; -00FD:ADD 253 Add the value in mem-array(253), ACC should contains a value 7 now.
- 3. mem-array(2) >= "00000001111111111"; -01FF:STORE 255 Store the value in mem-array(255), mem-array(255) should contains a value 7 now.

- 4. mem-array(3) >= "000000101111111111"; -02FF:LOAD 255 Load the value in mem-array(255), ACC should contains a value 7 now. It is used to check if value is loaded in mem-array(255).
- 5. mem-array(4) >= "0000001100000100"; -0304:JUMP 04
 PC should jump to 04, which means this instruction will execute infinitely. ACC should hold the value 7.

```
"0000001011111110"
mem_array(0) <=
                                        -02FE:LOAD 254
                "00000001011111101"
mem_array(1) <=
                                        -00FD:ADD 253
                                      --01FF:STORE 255
--02FF:LOAD 255
                "0000000111111111"
mem_array(2) <=
                "0000001011111111
mem_array(3)
             <=
                "0000001100000100"
                                        -0304:JUMP 04
mem_array(4)
             <=
                   mem_array(253) \ll
                                        --0004
                  "0000000000000011";
                                        --0003
mem_array(254)
```

Figure 5.1: A=B+C Code




Figure 5.2: RTL simulation of the test case

Typeli	Name	-2048	-1024	Q	1024	2048	3072	4096	5120	61,44	7168	81,92	92,16	10240	11264	12288	13312	14336
Typeli	reset																	
*	freq_dvider:inst1 clk			\neg														
-				1h				2h				1h				2h		
-	⊞-p_cnt:inst9[pc[7_0]			05h				04h				05h				04h		
-	● instr_reg:inst6[op[70]					03h												
-	⊞ instr_reg:inst6 ir_addr[70]									04h								
*	⊞ io_intf:inst7 address[70]									04h								
·	⊞ io_intf:inst7 data_io[150]									0304h								
*	accinst acc_reg[150] hex0[60]									0007h								
**	⊕ hex0[60]				OFh.													
#	⊞-hex1[60]				01h													
**	⊞ hex2[60]					Oth												
*	± hex3[60]									01h								=

Figure 5.3: SignalTap of the test case

5.2 If AC < 0 then PC <= address

Figure 5.4 shows the code for 'If AC<0 then PC <= address' process.

- 1. mem-array(0) >= "00000010111111110"; -02FE:LOAD 254 Load the value in mem-array(252), ACC should contains a value 3 now.
- 2. mem-array(1) >= "00000000111111101"; -00FD:ADD 253 Add the value in mem-array(253), ACC should contains a value -1 now.
- 3. mem-array(2) >= "000001000000100"; -0404:JNEG 04 Rise a JNEG process. In this case, PC should jump to 04.

- 4. mem-array(3) >= "00000010111111110"; -02FE:LOAD 254 In this case this instruction should be skiped and ACC should contains a value -1.
- 5. mem-array(4) >= "0000001100000100"; -0304:JUMP 04
 PC should jump to 04, which means this instruction will execute infinitely. ACC should hold the value -1.

```
mem_array(0) <= "00000010111111110"; --02FE:LOAD 254
mem_array(1) <= "0000000011111101"; --00FD:ADD 253
mem_array(2) <= "0000010000000100"; --0404:JNEG 04
mem_array(3) <= "000000111111110"; --02FE:LOAD 254
mem_array(4) <= "0000001100000100"; --0304:JUMP 04
mem_array(253) <= "1111111111111111111"; -- -4
mem_array(254) <= "00000000000000011"; -- 3</pre>
```

Figure 5.4: If AC < 0 then PC <= address Code




Figure 5.5: RTL simulation of the test case

		_																
Typeli	Name	-2048	-1024	9	1024	20,48	3072	4096	5120	61,44	71,68	8192	92,16	10240	11264	12288	13312	14336
*	reset																	
*	freq_dvider:inst1 clk			-														
_		2h			1h				2h				1h				2h	
-	p_cntinst9[pc[7_0]	04h			05h				04h				05h				04h	
	■ instr_reg:inst6[op[70]	03h																
	■ instr_reg:inst6 ir_addr[70]				94h													
-	io_intf:inst7 address[70]									04h								
	lo_intf:inst7 data_io[150]									0304h								
-	⊕ accinst[acc_reg[150]				FFFEh													
35	⊕ hex0[60]	30h													_			
**	⊞ hex1[60]									38h								
*	⊞ hex2[60]									38h								
#	⊞-hex3[60]		38h															

Figure 5.6: SignalTap of the test case

5.3 If A>=0 then B=C

Figure 5.4 shows the code for 'If A>=0 then B=C' process.

- 1. mem-array(0) >= "00000010111111110"; -02FE:LOAD 254 Load the value in mem-array(254), ACC should contains a value 3 now.
- 2. mem-array(1) >= "0000000011111101"; -00FD:ADD 253 Add the value in mem-array(253), ACC should contains a value 7 now.
- 3. mem-array(2) >= "0000010000000100"; -0404:JNEG 04 Rise a JNEG process. In this case, PC will not jump.
- 4. mem-array(3) >= "00000010111111110"; -02FE:LOAD 254 Load the value in mem-array(254), ACC should contains a value 3 now.

5. mem-array(4) >= "0000001100000100"; -0304:JUMP 04
PC should jump to 04, which means this instruction will execute infinitely. ACC should hold the value 3.

```
"0000001011111110
mem_array(0) <=</pre>
                                         --02FE:LOAD 254
                 "0000000011111101
mem_array(1) <=
mem_array(2) <=
                                         --00FD:ADD 253
                  "0000010000000100";
                                         --0404:JNEG 04
                 "0000001011111110";
mem_array(3) <=
                                           -02FE:LOAD 254
              <= "0000001100000100"
mem_array(4)
                                         --0304:JUMP 04
mem_array(253) <= "00000000000000100":
mem_array(254) <= "0000000000000011";
```

Figure 5.7: If A>=0 then B=C Code




Figure 5.8: RTL simulation of the test case



Figure 5.9: SignalTap of the test case

6 Conclusions and evaluation

By analyzing the RTL waveform and signaltap waveform, it can be seen that the microprocessor has obtained the correct result at the RTL simulation level and SignalTap simulation. The project eventually shows correct value and is able to pass all three test case on hardware.

From figure 5.3 figure 5.6 figure 5.9, the Signal Tap waveform cannot show the first few clock cycle of the wave. It can only show the final wave in the infinite loop.

Through many experiments and analysis, I found the problem might be that the setting of SignalTap trigger is not correct.

7 Appendix A. Source Code

7.1 Control Unit

```
LIBRARY ieee:
 1
    USE ieee. std_logic_1164 . ALL;
 2
 3
    ENTITY ctrl_unit IS
 4
 5
        PORT(
 6
                     clk: IN std_logic;
 7
                     reset: IN std_logic;
 8
                     reset_sig : OUT std_logic;
                     state_Sig: OUT std_logic_vector(1 DOWNTO 0) --state signal
 9
10
        );
    END ctrl_unit;
11
12
    ARCHITECTURE ctrl_unit_architecture OF ctrl_unit IS
13
14
    TYPE state_type IS ( reset_s , fetch_s , exec_s ); ——define state type
    SIGNAL CURRENT_S, NEXT_S: state_type;
   SIGNAL iev: std_logic;
   BEGIN
17
18
        PROCESS(reset, clk)
19
        BEGIN
20
            IF reset = '0' THEN
21
                CURRENT_S \le reset_s; --reset the state machine
22
23
            ELSIF rising_edge(clk) THEN
                CURRENT_S <= NEXT_S;
24
25
            END IF;
        END PROCESS;
26
27
28
        PROCESS(CURRENT_S)
29
        BEGIN
30
            reset_sig \leq '0';
            CASE CURRENT_S IS
31
32
            WHEN reset_s => --reset state
                NEXT_S \le fetch_s;
33
                state_Sig \leq "00";
34
                reset_sig <= '1';
35
36
37
            WHEN fetch_s => --fetch state
                NEXT_S \le exec_s;
38
                state\_Sig <= "10";
39
40
            WHEN exec_s => --execute state
41
42
                NEXT_S \le fetch_s;
43
                state_Sig \leq "01";
44
45
            WHEN OTHERS =>
46
                state_Sig <= "XX";
47
            END CASE;
48
        END PROCESS;
49
    END ctrl_unit_architecture ;
```

7.2 Program Counter

```
1 LIBRARY ieee;
2 USE ieee. std_logic_1164 .ALL;
```

```
USE ieee. std_logic_unsigned .ALL;
 3
 4
    ENTITY p_cnt IS
 5
        PORT(
 6
 7
            reset_sig: IN std_logic;
 8
            state_Sig : IN std_logic_vector (1 DOWNTO 0);
            pc_jneg: IN std_logic;
 9
            jump_sig: IN std_logic;
10
            clk: IN std_logic;
11
            ir_addr: IN std_logic_vector (7 DOWNTO 0);
12
            pc_addr: OUT std_logic_vector(7 DOWNTO 0)
13
14
            );
15
    END p_cnt;
16
    ARCHITECTURE p_cnt_architecture OF p_cnt IS
17
    SIGNAL pc: std_logic_vector (7 DOWNTO 0);
    BEGIN
19
20
        PROCESS(clk,reset_sig)
21
22
        BEGIN
23
            IF reset_sig ='1' THEN ——reset program counter
                pc <= "00000000";
24
25
            ELSIF rising_edge(clk) THEN
                IF state_Sig (1) = '1' THEN --pc add 1 when exec_s
26
                    pc <= pc + '1';
27
28
                ELSIF jump_sig='1' OR pc_jneg='1' THEN --pc jump
29
                    pc <= ir_addr;
30
                END IF:
            END IF:
31
32
        END PROCESS;
33
        pc_addr <= pc; --give address to MIF
34
35
    END p_cnt_architecture;
```

7.3 Memory Interface

```
1
   LIBRARY ieee:
   USE ieee. std_logic_1164 .ALL;
2
3
    USE ieee. std_logic_unsigned .ALL;
    ENTITY io_intf IS
5
6
        PORT(
7
                      state_Sig : IN std_logic_vector (1 DOWNTO 0);
8
                      pc_addr: IN std_logic_vector (7 DOWNTO 0); --address from pc
                      ir_addr: IN std_logic_vector (7 DOWNTO 0); —address from ir
9
                      ir_ev : IN std_logic ;
10
                      add_sig: IN std_logic;
11
12
                      store_sig: IN std_logic;
                      load_sig : IN std_logic ;
13
                      jump_sig: IN std_logic;
14
                      we: OUT std_logic; --write enable
15
                      address: OUT std_logic_vector(7 DOWNTO 0);
16
                      oe: OUT std_logic; --output enable
17
18
                      data_io: INOUT std_logic_vector(15 DOWNTO 0);
                      buswire: INOUT std_logic_vector(15 DOWNTO 0)
19
            );
20
```

```
21
   END io_intf;
22
    ARCHITECTURE io_intf_architecture OF io_intf IS
23
    BEGIN
24
25
        buswire <= (OTHERS=>'Z') WHEN state_Sig="01" AND jump_sig='0' AND load_sig='0' AND
26
        add_sig='0' ELSE data_io;
27
        --output to MEMORY
        address <= ir_addr WHEN ir_ev='1' ELSE pc_addr;
28
        data_io <= buswire WHEN store_sig='1' ELSE (OTHERS=>'Z');
29
30
        PROCESS(store_sig)
31
        BEGIN
           IF store_sig ='1' THEN —output to MEMORY
32
33
               we <= '1';
34
               oe <= '1';
           ELSE
35
36
               we <= '0';
37
               oe <= '0';
           END IF;
38
39
        END PROCESS:
40
41
    END io_intf_architecture;
```

7.4 Instruction Register

```
LIBRARY ieee;
 1
    USE ieee. std_logic_1164 .ALL;
 2
 3
    USE ieee. std_logic_unsigned .ALL;
 4
    ENTITY instr_reg IS
 5
        PORT(
 6
                       state_Sig : IN std_logic_vector (1 DOWNTO 0);
 7
 8
                      clk: IN std_logic;
                      buswire: IN std_logic_vector (15 DOWNTO 0);
 9
                       ir_addr : OUT std_logic_vector(7 DOWNTO 0);
10
                       ir_ev : OUT std_logic;
11
12
                      add_sig: OUT std_logic;
                       store_sig : OUT std_logic;
13
14
                       load_sig : OUT std_logic;
                      jump_sig: OUT std_logic;
15
                      jneg_sig: OUT std_logic
16
17
             );
    END instr_reg;
18
19
    ARCHITECTURE instr_reg_architecture OF instr_reg IS
20
    SIGNAL op: std_logic_vector (7 DOWNTO 0);
    SIGNAL iaddr: std_logic_vector (7 DOWNTO 0);
    SIGNAL ev: std_logic;
24
    SIGNAL decode_done: std_logic := '0';
25
    BEGIN
26
27
        --output to MIF
28
        ir_addr <= iaddr;
29
         ir_ev <= decode_done;</pre>
30
31
        PROCESS(clk)
```

```
32
        BEGIN
            IF rising_edge (clk) THEN
33
               IF state_Sig = "00" THEN --reset_s
34
                   ev <= '0';
35
                   iaddr <= (OTHERS=>'0');
36
37
                   op \langle = (OTHERS = >'0');
               ELSIF state_Sig = "01" THEN --fetch_s
38
                   ev <= '0';
39
               ELSIF state_Sig = "10" THEN --execute_s
40
                   ev <= '1';
41
42
                   iaddr <= buswire(7 DOWNTO 0); --get address
                   op <= buswire(15 DOWNTO 8); --get op code
43
44
               END IF;
            END IF;
45
        END PROCESS;
46
47
        PROCESS(ev) ——decode process
48
        BEGIN
49
50
            add_sig <= '0'; --reset output signal
51
            store_sig <= '0';
52
            load\_sig <= '0';
53
            jump\_sig <= '0';
            jneg\_sig <= '0';
54
            decode_done <= '0';</pre>
55
            IF ev='1' THEN
56
57
               decode\_done <= '1';
58
               CASE op IS
59
                   WHEN "00000000" => --ADD
60
                       add_sig \leq '1';
                   WHEN "00000001" => --STORE
61
62
                       store_sig <= '1';
                   WHEN "00000010" => --LOAD
63
64
                       load\_sig <= '1';
                   WHEN "00000011" => --JUMP
65
66
                       jump_sig \leq '1';
                   WHEN "00000100" => --JNEG
67
68
                       jneg\_sig <= '1';
69
                   WHEN OTHERS =>
70
                       NULL;
               END CASE;
71
72
            END IF:
        END PROCESS;
73
    END instr_reg_architecture;
```

7.5 Accumulator register

```
LIBRARY ieee;
 1
 2
   USE ieee. std_logic_1164 .ALL;
 3
    USE ieee. std_logic_unsigned .ALL;
 4
    ENTITY acc IS
 5
        PORT(
 6
 7
                       alu_reg : IN std_logic_vector (15 DOWNTO 0);
 8
                      add_done: IN std_logic;
 9
                       reset_sig : IN std_logic ;
                      clk: IN std_logic;
10
```

```
11
                      store_sig : IN std_logic ;
12
                      load_sig : IN std_logic ;
                     acc_reg: OUT std_logic_vector(15 DOWNTO 0);
13
                     buswire: INOUT std_logic_vector(15 DOWNTO 0)
14
15
             );
16
    END acc:
17
    ARCHITECTURE acc_architecture OF acc IS
18
    SIGNAL ireg: std_logic_vector (15 DOWNTO 0);
19
    BEGIN
20
21
22
        acc_reg <= ireg; —-output to ALU
23
        buswire <= ireg WHEN store_sig='1' ELSE (OTHERS=>'Z'); --write to buswire
24
25
        PROCESS(clk,reset_sig)
        BEGIN
26
27
            IF reset_sig ='1' THEN
                ireg \leq "000000000000000";
28
29
            ELSIF rising_edge (clk) THEN
30
               IF load_sig ='1' THEN
                    ireg <= buswire; --get content at memory address
31
32
                ELSIF add_done='1' THEN
                    ireg <= alu_reg; --refresh when ADD complete
33
34
               END IF;
35
            END IF;
        END PROCESS:
36
37
   END acc_architecture:
```

7.6 Arithmetic Logic Unit

```
LIBRARY ieee;
 1
 2
    USE ieee. std_logic_1164 . ALL;
    USE ieee. std_logic_signed .ALL;
 3
 4
    ENTITY alu IS
 5
 6
        PORT(
 7
                      clk: IN std_logic;
 8
                      ineg_sig : IN std_logic ;
                      buswire: IN std_logic_vector (15 DOWNTO 0);
                      add_sig: IN std_logic;
10
                      pc_jneg: OUT std_logic;
11
12
                      acc_reg: IN std_logic_vector (15 DOWNTO 0);
13
                      alu_reg: OUT std_logic_vector(15 DOWNTO 0);
                      add_done: OUT std_logic
14
15
             );
    END alu;
16
17
    ARCHITECTURE alu_architecture OF alu IS
18
    SIGNAL ireg_A: std_logic_vector (15 DOWNTO 0); --from AC
19
    BEGIN
20
21
22
        pc_ineg <= '1' WHEN ineg_sig='1' AND conv_integer(alu_reg) < 0 ELSE '0';
23
        PROCESS(clk)
24
        BEGIN
25
```

```
26
            IF rising_edge (clk) THEN
                IF add_sig='1' THEN --calculation
27
                    alu_reg <= acc_reg + buswire;
28
                    add_done <= '1';
29
30
                ELSE
31
                    ireg_A <= acc_reg; --input from AC</pre>
                    alu\_reg <= (OTHERS=>'0');
32
33
                    add_done <= '0';
34
                END IF:
35
            END IF;
        END PROCESS:
36
37
    END alu_architecture;
```

7.7 Memory

```
LIBRARY ieee;
 1
    USE ieee. std_logic_1164 .ALL;
 2
 4
    PACKAGE MEM256 IS
 5
        COMPONENT mem IS
 6
           PORT(
 7
                         reset_sig : IN std_logic ;
                         we: IN std_logic; ——write enable
 8
 9
                         address: IN std_logic_vector (7 DOWNTO 0);
                        oe: IN std_logic; —output enable
10
11
                         clk: IN std_logic;
12
                         data_io: INOUT std_logic_vector(15 DOWNTO 0)
13
14
        END COMPONENT;
   END PACKAGE MEM256;
15
16
17
   LIBRARY ieee:
18
    USE ieee. std_logic_1164 . ALL;
19
    USE ieee. std_logic_unsigned .ALL;
20
21
22
    ENTITY mem IS
23
        PORT(
24
                     reset_sig : IN std_logic ;
25
                     we: IN std_logic; ——write enable
                     address: IN std_logic_vector (7 DOWNTO 0);
26
27
                     oe: IN std_logic; —output enable
28
                     clk: IN std_logic;
29
                     data_io: INOUT std_logic_vector(15 DOWNTO 0)
30
            );
   END mem;
31
33
    ARCHITECTURE mem_architecture OF mem IS
    TYPE MEMORY IS ARRAY(255 DOWNTO 0) OF std_logic_vector(15 DOWNTO 0);
    SIGNAL mem_array: MEMORY:=(OTHERS => '0'));
    SIGNAL data_in: std_logic_vector (15 DOWNTO 0);
    SIGNAL data_out: std_logic_vector (15 DOWNTO 0);
37
38
    BEGIN
39
40
        data_in <= data_io;</pre>
```

```
41
        data_io <= data_out WHEN oe='0' ELSE (OTHERS => 'Z');
42
        --internal memory structure
        data_out <= mem_array(conv_integer(address)) WHEN we='0' ELSE (OTHERS => 'Z');
43
44
        PROCESS(clk,we,reset_sig) ——writing process
45
46
        BEGIN
            IF reset_sig = '1' THEN
47
                --preset value
48
                mem\_array(0) <= "0000001011111110"; --02FE:LOAD 254
49
                mem_array(1) \le "000001000000100"; --0403:JNEG 04
50
                mem\_array(2) <= "00000010111111101"; --0304:LOAD 253
51
                mem_array(3) \le "0000001100000011"; --0303:JUMP 03
52
53
                mem_array(253) \le "000000000000100"; --0004
                mem_array(254) \le "000000000000011"; --0003
54
            ELSIF rising_edge(clk) THEN
55
56
                IF we='1' THEN
                    mem_array(conv_integer(address)) <= data_in;</pre>
57
58
                END IF;
59
            END IF;
60
        END PROCESS:
61
62
    END mem_architecture;
63
64
    LIBRARY ieee:
65
    USE ieee. std_logic_1164 . ALL;
66
67
    USE work.MEM256.ALL;
68
    ENTITY my_mem256 IS
69
70
        PORT(
71
                      reset_sig: IN std_logic;
                     we: IN std_logic; ——write enable
72
73
                     address: IN std_logic_vector (7 DOWNTO 0);
                     oe: IN std_logic; ——output enable
74
75
                     clk: IN std_logic;
                     data_in: IN std_logic_vector (15 DOWNTO 0);
76
77
                     data_out: OUT std_logic_vector(15 DOWNTO 0)
78
             );
79
    END my_mem256;
80
    ARCHITECTURE my_mem256_architecture OF my_mem256 IS
81
    SIGNAL bidirectional_buffer: std_logic_vector (15 downto 0);
82
83
    BEGIN
84
        data_out <= bidirectional_buffer ;</pre>
85
        bidirectional_buffer <= data_in WHEN oe='1' ELSE (OTHERS => 'Z');
86
87
        todo: mem port map (reset_sig, we, address, oe, clk, bidirectional_buffer);
88
89
    END my_mem256_architecture;
```

7.8 Clock Frequency Divider

```
LIBRARY ieee;
USE ieee. std_logic_1164 .ALL;
USE ieee. std_logic_unsigned .ALL;
4
```

```
ENTITY freq_dvider IS
 5
        PORT(
 6
 7
                 clock: IN std_logic;
                 reset: IN std_logic;
 8
 9
                 clk: OUT std_logic
10
    END freq_dvider;
11
12
    ARCHITECTURE freq_dvider_architecture OF freq_dvider IS
13
    SIGNAL reg: INTEGER RANGE 0 TO 24999999;
15
    SIGNAL i_clk: std_logic;
    BEGIN
16
17
18
        PROCESS(reset, clock)
        BEGIN
19
            IF reset='0' THEN
20
21
                reg <= 0;
22
                i_{clk} <= '0';
            ELSIF rising_edge (clock) THEN
23
24
                IF reg=24999999 THEN
25
                     i\_clk <= not i\_clk;
26
                    reg <= 0;
27
                ELSE
28
                    reg <= reg + 1;
29
                END IF;
30
            END IF;
31
        END PROCESS;
32
33
        clk \le i_clk;
34
    END freq_dvider_architecture;
35
```

7.9 Hex Display

```
LIBRARY ieee:
 1
 2
    USE ieee. std_logic_1164 .ALL;
 3
    USE ieee. std_logic_unsigned .ALL;
 4
 5
    ENTITY hex_disp IS
        PORT(
 6
                     acc_reg: IN std_logic_vector (15 DOWNTO 0);
 7
                      display0: OUT std_logic_vector(6 DOWNTO 0);
 8
 9
                      display1: OUT std_logic_vector(6 DOWNTO 0);
10
                      display2 : OUT std_logic_vector(6 DOWNTO 0);
                      display3: OUT std_logic_vector(6 DOWNTO 0)
11
12
             );
    END hex_disp;
13
14
15
    ARCHITECTURE hex_disp_architecture OF hex_disp IS
    SIGNAL ori0: std_logic_vector (3 DOWNTO 0);
16
    SIGNAL ori1: std_logic_vector (3 DOWNTO 0);
17
   SIGNAL ori2: std_logic_vector (3 DOWNTO 0);
    SIGNAL ori3: std_logic_vector (3 DOWNTO 0);
19
20
    BEGIN
21
22
        ori0 <= acc_reg(3 DOWNTO 0);
```

```
23
        ori1 \leq acc_reg(7 DOWNTO 4);
24
        ori2 \leq acc_reg(11 DOWNTO 8);
25
        ori3 \leq acc_reg(15 DOWNTO 12);
26
       PROCESS(ori0,ori1,ori2, ori3)
27
       BEGIN
28
           CASE ori0 IS
               WHEN "0000" => display0 <= "0000001"; --0.01
29
               WHEN "0001" => display0 <= 1001111"; --1:4F
30
31
               WHEN "0010" => display0 <= "0010010"; --2:12
               WHEN "0011" => display0 <= 0000110"; --3:06
32
               WHEN "0100" => display0 <= 1001100"; --4:4C
33
               WHEN "0101" => display0 <= 0.00100100; --5:24
34
35
               WHEN "0110" => display0 <= "0100000"; --6:20
36
               WHEN "0111" => display0 \le "0001111"; --7:0F
               WHEN "1000" => display0 <= "0000000"; --8:00
37
               WHEN "1001" => display0 <= "0000100"; --9:04
38
               WHEN "1010" => display0 <= "0001000"; --A:08
39
               WHEN "1011" => display0 <= "1100000"; --B:60
40
               WHEN "1100" => display0 <= "0110001"; --C:31
41
               WHEN "1101" => display0 <= "1000010"; --D:42
42
               WHEN "1110" => display0 <= "0110000"; --E:30
43
44
               WHEN "1111" => display0 <= "0111000"; --F:38
               WHEN OTHERS => display0 <= "0000000";
45
           END CASE:
46
47
48
           CASE ori1 IS
49
               WHEN "0000" => display1 <= "0000001"; --0.01
               WHEN "0001" => display1 <= "1001111"; --1:4F
50
               WHEN "0010" => display1 <= "0010010"; --2:12
51
               WHEN "0011" => display1 <= "0000110"; --3:06
52
53
               WHEN "0100" => display1 <= "1001100"; --4:4C
               WHEN "0101" => display1 <= "0100100"; --5:24
54
               WHEN "0110" => display1 <= "0100000"; --6:20
55
               WHEN "0111" => display1 <= "0001111"; --7:0F
56
               WHEN "1000" => display1 <= "0000000"; --8:00
57
               WHEN "1001" => display1 <= "0000100"; --9:04
58
               WHEN "1010" => display1 <= "0001000"; --A:08
59
               WHEN "1011" => display1 <= "1100000"; --B:60
60
               WHEN "1100" => display1 <= "0110001"; --C:31
61
               WHEN "1101" => display1 <= "1000010"; --D:42
62
               WHEN "1110" => display1 <= "0110000"; --E:30
63
               WHEN "1111" => display1 <= "0111000"; --F:38
64
65
               WHEN OTHERS => display1 <= "0000000";
           END CASE;
66
67
           CASE ori2 IS
68
               WHEN "0000" => display2 <= "0000001"; --0.01
69
70
               WHEN "0001" => display2 <= "1001111"; --1:4F
               WHEN "0010" => display2 <= "0010010"; --2:12
71
72
               WHEN "0011" => display2 <= "0000110"; --3:06
               WHEN "0100" => display2 <= "1001100"; --4:4C
73
74
               WHEN "0101" => display2 <= "0100100"; --5:24
               WHEN "0110" => display2 <= "0100000"; --6:20
75
76
               WHEN "0111" => display2 <= "0001111"; --7:0F
              WHEN "1000" => display2 <= "0000000"; --8:00
77
              WHEN "1001" => display2 <= "0000100"; --9:04
78
```

```
79
               WHEN "1010" => display2 <= "0001000"; --A:08
               WHEN "1011" => display2 <= "1100000"; --B:60
80
               WHEN "1100" => display2 <= "0110001"; --C:31
81
               WHEN "1101" => display2 <= "1000010"; --D:42
82
83
               WHEN "1110" => display2 <= "0110000"; --E:30
84
               WHEN "1111" => display2 <= "0111000"; --F:38
               WHEN OTHERS => display2 <= "0000000";
85
            END CASE;
86
87
            CASE ori3 IS
88
89
               WHEN "0000" => display3 <= "0000001"; --0.01
               WHEN "0001" => display3 <= "1001111"; --1:4F
90
91
               WHEN "0010" => display3 <= "0010010"; --2:12
92
               WHEN "0011" => display3 <= "0000110"; --3:06
               WHEN "0100" => display3 <= "1001100"; --4:4C
93
               WHEN "0101" => display3 <= "0100100"; --5:24
94
95
               WHEN "0110" => display3 <= "0100000"; --6:20
               WHEN "0111" => display3 <= "0001111"; --7:0F
96
               WHEN "1000" => display3 <= "0000000"; --8:00
97
98
               WHEN "1001" => display3 <= "0000100"; --9:04
               WHEN "1010" => display3 <= "0001000"; --A:08
99
100
               WHEN "1011" => display3 <= "1100000"; --B:60
               WHEN "1100" => display3 <= "0110001"; --C:31
101
               WHEN "1101" => display3 <= "1000010"; --D:42
102
               WHEN "1110" => display3 <= "0110000"; --E:30
103
               WHEN "1111" => display3 <= "0111000"; --F:38
104
               WHEN OTHERS => display3 <= "0000000";
105
106
            END CASE:
        END PROCESS;
107
108
109
    END hex_disp_architecture;
```