Lab4 Single cycle CPU

TA-黃炫峰


ma880521@gmail.com

Object

- To realize how to set the control signal in different instruction type.(Decoder & ALU Controller)
- To clarify how sign-extend work.
- Connect all datapath to form a single cycle CPU.

Implement

- You have to implement following unit:
 - Decoder
 - Sign-extend Unit
 - ALU Controller
 - ALU
 - Single Cycle CPU(Connect all unit)



Attached file

TODO

- Lab4_release
 - Decoder.v
 - Imm_Gen.v
 - ALU Ctrl.v
 - alu.v
 - Simple_Single_CPU.v
- Validate the correction of your implementation
 - \$./demo.sh
- Debug
 - result.txt
 - o answer.txt

answer.txt

```
1024
  Data Memory
  DataMemory[ 856] =
  DataMemorv
  DataMemorv
3803 DataMemorv「
  DataMemorv
3806 DataMemory[ 912] =
  DataMemory
DataMemorv
3810 DataMemorv[ 944] =
3811 DataMemorv「
3813 DataMemorv「
         968] =
3816 DataMemory[ 992] =
3817 DataMemory[1000] =
3818 DataMemorv[1008] =
```


Implement instructions

•	R-type o add o slt I-type o addi Iw sw beq jal & jalr	Instr	RW	В	J	WB	MR	MW	Src	Op	code
		R-type									0110011
		addi									0010011
		Load									0000011
•		Store									0100011
•		Branch									1100011
•		JAL									1101111
•		JALR									1100111

Decoder

Generate the corresponding control signal according to the instruction

- RegWrite = ?
- o Branch = ?
- o Jump = ?
- O WriteBack[1] = ?
- o WriteBack[0] = ?
- o MemRead = ?
- o MemWrite = ?
- O ALUSTCA = ?
- o ALUSrcB = ?
- o ALUOp[1:0] = ?



Sign-extend

31	30	$25\ 24$	21	20	19	15 14	12 11	8	7	6 0		
	funct7 rs2			rs1	funct	3	rd		opcode	R-type		
					19)							
	ir	nm[11:0]			rs1	funct	3	$_{\mathrm{rd}}$		opcode	I-type	
- :-	imm[11:5] rs2				1	forest	9	imm[4:0]] C +	
11	imm[11:5] rs				rs1	funct	3	mm[4:	.0]	opcode	S-type	
imm[12	2] imm[1	0:5]	rs2		rs1	funct	3 imn	n[4:1] iı	mm[11]	opcode	B-type	
imm[31:12]										opcode	U-type	
imm[20)] ir	nm[10:1]	in	nm[11]	imr	n[19:12]		rd] J-type	
31	30	2	0 19	1	2 11	10	5 4	1	0			
	— inst[31] —							inst[30:25] inst[24:21] inst[2] I-immediate	
$-\inf[31] - \inf[30:25] \inf[11:8] \inf[7]$] S-immediate		
		inst[31] -			inst[7]	inst[30:25] inst[11:8] 0			0	B-immediate		
[inst[31]] $inst[30:20]$ $inst[19:12]$ — 0 —										U-immediate		
	— inst[31]	_	inst[19:12]	inst[20]	inst[30:2	5] inst[[24:21]	0	J-imme	diate	

Imm_Gen.v

Simple Single CPU

- Combine all the above parts to build a CPU.
- You need to complete Simple_Single_CPU.v all the parts inputs and output.

```
Imm_Gen ImmGen
    .Imm Gen o(Imm Gen o
ALU Ctrl ALU Ctrl(
    .ALU0p().
    .ALU_Ctrl_o()
MUX_2to1 MUX_ALUSrcA(
    .data0_i(),
    .data o()
Adder Adder PCReg(
    .src1_i(),
    .sum o()
```

```
MUX 2to1 MUX ALUSrcB(
     .data0 i(),
    .select_i(),
     .data_o()
alu alu
    .src1(),
    .src2(),
    .ALU control(),
    .Zero(),
    .result()
Data_Memory Data_Memory(
    .addr i(),
    .data i().
    .MemRead i(),
    .MemWrite_i(),
    .data_o()
```

.....

Test data

A simple machine code which recursively add numbers from 1 to 10.

```
2 addi
          x10
                  XO
                         10
                                 //00000000101000000000010100010011
 3 jal
          x1
                  8
                                 //000000001000000000000000011101111
 4 jal
          X0
                                 //0000010010000000000000000001101111
 5 addi
                  x2
                         -16
                                 //111111110000000100000000100010011
          x1
                  8(x2)
 6 SW
                                 //000000000001000100100100000100011
 7 SW
          x10
                  0(x2)
                                 //00000000101000010010000000100011
 8 addi
          x5
                  x10
                                 //11111111111101010000001010010011
 9 slt
          x7
                  x5
                         XO
                                 //000000000000000101010001110110011
10 beg
          x7
                  x0
                         16
                                 //00000000000000111000100001100011
11 addi
          x10
                  XO
                                 //000000000000000000000010100010011
12 addi
                  x2
                                 //00000001000000010000000100010011
13 jalr
                  X1
                                 //00000000000000001000000001100111
14 addi
          x10
                  x10
                                 //11111111111101010000010100010011
15 jal
          x1
                  -40
                                 //111111011001111111111000011101111
16 addi
          хб
                  x10
                         0
                                 //0000000000000010100000001100010011
17 lw
          x10
                  0(x2)
                                 //000000000000000010010010100000011
                  8(x2)
18 lw
          x1
                                 //00000000100000010010000010000011
19 addi
          x2
                  x2
                         16
                                 //00000001000000010000000100010011
20 add
          x10
                  x10
                         хб
                                 //00000000011001010000010100110011
21 jalr
          XO
                  X1
                                 //000000000000000001000000001100111
                                 22
```

Testbench

- This script cannot run in Windows
- Put your.v file in Lab4_release
- \$./demo

Correct

```
IMMMMMMMMWXKOOkkOO0XWMMMMMMMMMMMMMMMMMMM
    1MMMMMMMMMWk:;lk0NNNNNNNNNNNNNNNKko;:dNMMMMMMMMM
MMMMMMW;,KNNNNNNNN0.xNNNNNNNNN1;NNNNNNNNXc'NMMMMMM
MMMMWKl.;dXNN0lNNNd.KNNNNNNNNx.KNNdkNNNxc.:KWMMMM
MMXl,cl...0NNd.:::;,::::::::;,:::.cNNX'..cc;cKMM
Wo'oXNNk.,NNNd'WWWWWWWWWWWWWWWWWC:NNNc.dNNNx'cN
O;;.ONX,.:NNNo,Wk:NWWWWWWWWWWWWooWl;NNNo.'ONK.,;k
MM0.0x,c.cNNNo,Wl.XWWWWWWWWWWWW,,Wl,KNNx.:'oK'xMM
MMX.,.:0.lNNNo,Wo'XWWWWWWWWWWW::Wl'ONN0.do.,.OMM
MMMNN.ox.oXNNo,WWWWWWWWWWWWWWWWWl,kKNX.lk.0NMMM
MMMM0.kl.xKNNo'WWWWWWWNcoocKWWWWWWWl,kONN:;K.dMMMM
MMMMd.K:,xoKNd'WWWWWWWWXOkKWWWWWWWWc,kxxKo'N;:MMMM
MMMM;:N'.','0d.;codxxkkk0000kkxdoc;.;d'.,..Kd.WMMM
MMMN.xNkOXk,.'..kOkxd..looo'.oxkO0'...;xN0xX0.0MMM
MMMx'XNNNNNO....,:ox00:.dx';k0xo:,..'.kNNNNNN:lMMM
MMW;lNXOK0x..:..:;,,,''......',,;:'.;,.o0KOXNx.NMM
MMO.cc'.ox'.:;.,::::::::::::::::::::::.dx..:l.dMM
MMN00Kl'x,.;:,.;::::::::::::::::::::::::::::d:;X00NMM
MMMMMW';;.Oko,.::::::::::::::''ox0;':.KMMMMN
MMMMMWxoc.,lx,.::::::::::::::ccc,.xo;.;odXMMMMM
MMMMMMMMk.0k..,::::::::::::ccccc:..dK,lMMMMMMM
MMMMMMMX'.....OMMMMMMMM
```

Notice

- <u>Lab4討論區</u>
- <u>Lab4-6分組表</u>



R-type slt

Assembly

```
1 slt rd, rs1, rs2
```

```
1 if( GPR[rs1] < GPR[rs2] )
2   GPR[rd] = 1
3 else
4   GPR[rd] = 0</pre>
```

R-type slt

Assembly

```
1 slt rd, rs1, rs2
```

```
1 if( GPR[rs1] < GPR[rs2] )
2   GPR[rd] = 1
3 else
4   GPR[rd] = 0</pre>
```

Load

Assembly

```
1 lw rd, imm(rs1)
```

```
1 target = GPR[rs1] + sign-extend(imm_{12})
2 GPR[rd] = DM[target]
```

Store

Assembly

```
1 sw rs2, imm(rs1)
```

```
1 target = GPR[rs1] + sign-extend(imm_{12})
2 DM[target] = GPR[rs2]
```

Branch

Assembly

```
1 beq rs1, rs2, imm
```

```
1 target = PC + sign-extend(imm_{13})
2 if (GPR[rs1] == GPR[rs2])
3   PC = target
4 else
5   PC = PC + 4
```

Jump and link

Assembly

```
1 jal rd imm
```

```
1 target = PC + sign_extend(imm_{21})
2 GPR[rd] = PC + 4
3 PC = target
```

Jump indirect

Assembly

```
1 jalr rd, rs1, imm
```

```
1 target = GPR[rs1] + sign-extend(imm_{12})
2 GPR[rd] = PC +4
3 PC = target
```