# Deep N-well Induced Latch-up Challenges in Bulk FinFET Technology

Chien-Yao Huang, Yu-Ti Su, Tzu-Heng Chang, Chia-Wei Hsu, Jam-Wem Lee, Kuo-Ji Chen, and Ming-Hsiang Song

TSMC, No 9, Creation Rd. 1, Hsinchu 300-77, Taiwan Tel.: +886-3-5636688 ext. 7038251, fax: +886-3-5781548, e-mail: <a href="mailto:qyhuang@tsmc.com">qyhuang@tsmc.com</a>

**Abstract** – DNW-induced latch-up characteristics and their temperature-dependence are investigated in bulk FinFET technology. DNW-enclosed NMOS in PNPN and PNPNPN structures causes low latch-up immunity with detrimental high-temperature degradation. Varied methods are explored for holding voltage improvement. In summary, the shunting-resistance reduction through process-design co-optimization plays a critical role in solving DNW-induced latch-up challenges in FinFET technology.

#### I. Introduction

Bulk FinFET has been adopted in the leading edge system on chip (SoC) technology for 16nm and bevond [1-4]. With the excellent electrostatic integrity and short channel control, FinFET core/IO devices lead to high performance and energy-efficient digital characteristics [1-2, 5]. FinFET technology also offers excellent analog/RF characteristics such as high intrinsic gain, high cut-off frequency, and reduced 1/f noises, etc [1-2]. The improvements of both logic and analog/RF characteristics by FinFET scaling continuously enhance the performance, functionality, power-saving, and cost reduction of mobile SoC. Deep N-well (DNW) has been implemented in planar CMOS technology as a solution for reducing substrate noise in SoC as well as providing body bias design in digital/analog blocks [6-10]. Some trigger mechanisms for DNW-related "Latch-up" were investigated in 65nm planar CMOS [11]. In scaled SoC enabled by FinFET technology, DNW implementation becomes more common due to the high dense and monolithic integration of analog/RF/digital circuits in the same substrate. However, more DNW implants also increase the buried PN junction interfaces in a substrate, which results in more PNPN structures and raises the concern of "Latch-up" susceptibility. To date, very few physical studies are conducted on this issue. The lack of understanding of DNW-induced latch-up characteristics in FinFET technology leaves a reliability risk toward SoC scaling.

In this work, DNW-induced latch-up paths in bulk FinFET technology are characterized through welldefined test structures. To serve the rapid growth of automotive applications, the degradation of latch-up immunity in hot-temperature environment is also investigated. It is found some DNW-induced latch-up paths suffer low holding voltage (V<sub>h</sub>) with a detrimental temperature-dependence. The underlying physics of detailed latch-up characteristics and their temperature-dependence are disclosed through a well-established TCAD modeling. The mechanism of DNW-induced latch-up in a PNPNPN structure is also studied. Furthermore, varied methods are explored for holding voltage improvement, and the corresponding impacts/limitations are reported. This work points out DNW-induced latch-up challenges and possible approaches in FinFET technology.

# II. Experiments and Conventional Holding Voltage Comparison: FinFET vs Planar

To characterize all DNW-induced latch-up paths in I/O circuits, a set of test structures are fabricated in bulk FinFET technology. Table 1 and Fig. 1(a) illustrate the anode-cathode combinations of latch-up paths related to DNW. In DNW-enclosed NMOS structure, the RW region is a p-type well in DNW, and its carrier concentration is slightly lower than that of PW. Fig. 1(b) shows the layout view of test structures which are used to extract the holding voltage of possible latch-up paths. The anode to cathode spacing  $(S_{pn})$  and anode/cathode fin area are fixed for fair comparison. Based on JEDEC I-test standard [12], the semiconductor-controlled rectifier (SCR) is activated by injected substrate current. If the voltage-difference between anode and cathode, i.e.,

VDD, is higher than the holding voltage (V<sub>h</sub>), a large current through the low-impendence SCR path can be hold. The steady high current conduction from anode to cathode is called "latch-up" state. The  $V_h$  is determined by the minimum voltage-difference between anode and cathode which can sustain the latch-up state. For I/O circuits, the high substrate noises during chip operation can easily activate latchup paths. Therefore, V<sub>h</sub> > VDD is required to prevent latch-up state, i.e., the V<sub>h</sub> of each latch-up path should be designed to be higher than the maximum voltagedifference between anode and cathode. In general 1.8V I/O applications,  $V_h > 1.8V$  is required for all possible latch-up paths. In this work, the latch-up free design can ensure the functionality and reliability of I/O circuits.

A 125°C V<sub>h</sub> comparison between FinFET and planar CMOS is conducted on the conventional latchup path A-B, i.e., PMOS to NMOS. The V<sub>h</sub> and related characteristics are listed in Table 2. As compared to planar CMOS, FinFET technology shows the degraded V<sub>h</sub> which is attributed to the worse pickup resistivity. As shown in Fig. 1(c) (d), we can understand the fin structure reduces contact area and increases current crowding effect in pick-up regions. In addition, the contact conductance is limited by the epitaxy quality in source/drain regions. These factors give rise to the higher pick-up resistivity of FinFET devices. In FinFET technology, the degraded V<sub>h</sub> of conventional latch-up path A-B still can pass the V<sub>h</sub> requirement for general 1.8V I/O circuits (Table 2). For high voltage applications, the baseline design should be improved, which will be discussed in Section IV.

Table 1: Anode-cathode combinations of DNW-induced latch-up paths.

| Anode to Cathode | Possible Latch-up Path     |  |
|------------------|----------------------------|--|
| А-В              | P+/NW/PW+Psub/N+           |  |
| B-D              | P+/PW+Psub/DNW+NW/RW/N+    |  |
| С-В              | P+/DNW+NW/PW+Psub/N+       |  |
| C-D              | P+/DNW+NW/RW/N+            |  |
| A-D              | P+/NW/PW+Psub/DNW+NW/RW/N+ |  |

<sup>\*</sup>RW is a P-type Well in DNW




Figure 1: (a) Illustration of DNW-induced latch-up paths. (b) Layout view of test structures related to DNW-induced latch-up paths. (c) Conventional CMOS latch-up path (A-B). (d) Pick-up and current crowding illustration of FinFET devices.

Table 2: 125°C holding voltage comparison of conventional CMOS latch-up path A-B: FinFET vs Planar

| Technology                                 | FinFET | Planar |
|--|--------|--------|
| Holding voltage Vh (V)                     | 2.3V   | 4V     |
| Pick-up resistivity (a.u.)                 | 2.4x   | 1x     |
| Well resistivity (a.u.)                    | 0.97x  | 1x     |
| β <sub>pnp</sub> x β <sub>npn</sub> (a.u.) | 1x     | 1x     |

# III. DNW-induced Latch-up Characteristics and Temperaturedependence

To investigate DNW-related latch-up paths, the  $V_h$  of test structures and their temperature-dependence (75°C-175°C) are measured as shown in Fig. 2. As compared to conventional CMOS latch-up (A-B), path B-D, i.e., P-well to DNW-enclosed NMOS, has much lower  $V_h$ . With increasing temperature, B-D shows severe  $V_h$  degradation while other paths show saturated  $V_h$  curves. As a result, the  $V_h$  gap between B-D and other paths increases with increasing temperature. The poor latch-up immunity and detrimental temperature-dependence cause high reliability risk of DNW-enclosed NMOS structure.




Figure 2: Temperature-dependent holding voltage V<sub>h</sub> (experiment)

To understand the underlying physics experimental results, a TCAD modeling is developed for quantitative analysis. Fig. 3 shows an equivalent circuit model and the definition of parameters (1)-(4) [13], which are used to extract the detailed latch-up characteristics from TCAD simulation.  $\Theta_{NW}/\Theta_{PW}$ represents the contribution of shunting resistance in N-well/P-well for latch-up prevention. The parameter Of directly reflects the influence of shunting paths in 3D structure without extracting the real resistance values.  $\beta_{npn}$  and  $\beta_{pnp}$  represent the current gain of parasitic NPN and PNP bipolar junction transistors (BJT), respectively. A general criterion for latch-up condition is expressed as an inequality (4). Holding current I<sub>h</sub> can be defined as a total current level I<sub>total</sub> when the latch-up criterion equals to unity. Fig. 4

shows the simulated characteristics of latch-up paths. Fig. 5 shows the corresponding I-V curves of PNPN structure from high to low current conduction. Fig. 6 shows the current distribution of path B-D at low current (I<sub>total</sub>=0.1mA). Due to the large PW/DNW junction area, high electron current is injected to PW/Psub under a small forward bias. The high leakage I<sub>E1</sub> from PNP BJT eliminates the shunting current  $I_{NW}$  and thus much lower  $\Theta_{NW}$  (Fig. 4). As compared to path A-B, the PNPN structure of B-D has much larger emitter region in PNP BJT, i.e., PW/Psub instead of P+, and leads to one order increase of  $\beta_{pnp}$ . Similarly, the smaller base region in NPN BJT, i.e., RW instead of PW/Psub, contributes to the increased  $\beta_{\rm npn}$ . The decreased N-well shunting current  $(\Theta_{\rm NW})$ and increased current gain of parasitic BJTs ( $\beta_{pnp}/\beta$ <sub>npn</sub>) give rise to the shift of latch-up criterion to lower current level, which means the lower I<sub>h</sub> and V<sub>h</sub> (Fig. 4 and Fig. 5).




Figure 3: Equivalent circuit model and the definition of latch-up parameters.




Figure 4: Detailed latch-up characteristics at T=125°C: A-B vs B-D




Figure 5: I-V curves of PNPN structures from high to low current level: A-B vs B-D.




Figure 6: Current distribution of path B-D at I<sub>total</sub>=10<sup>-4</sup>A.

To study hot-temperature induced V<sub>h</sub> degradation, detailed characteristics from 75°C to 175°C are simulated as shown in Fig. 7(a)(b). The behaviors of V<sub>h</sub> and I<sub>h</sub> at varied temperatures are extracted (Fig. 8(a)-(d)). At different temperatures, the slopes of  $V_h(T)$  and  $I_h(T)$  functions are shown in Fig. 8(b) and 8(d), respectively. The relationship between V<sub>h</sub> and I<sub>h</sub> is shown in Fig. 8(c). The simulated  $V_h(T)$  functions are well-matched to the experimental data (Fig. 8(a)(b)). The arrows in Fig. 7(a)(b) indicate the shift of latch-up characteristics from 75°C to 175°C. In general, Ih and Vh decrease with increasing temperature because of the decreased shunting current( $\Theta_{NW}/\Theta_{PW}$ ) and increased current gain( $\beta_{pnp}/$  $\beta_{\rm npn}$ ). These temperature-dependences are consistent with empirical observations [14-15]. In comparison with A-B, B-D shows a significant decrease of  $\Theta_{NW}$ due to the dominance of increased PNP leakage current at higher temperature. Moreover, B-D shows more increase in the magnitude of both  $\beta_{npn}$  and  $\beta_{pnp}$ . These changes result in that B-D has an increasing I<sub>h</sub> degradation rate with increasing temperature (Fig. 8(d)). By contrast, A-B has a decreasing I<sub>h</sub> degradation rate with increasing temperature. Fig. 8 (c) shows the linearity between  $V_h$  and  $I_h$  in the investigated temperature range. It is found path B-D suffers a large V<sub>h</sub> degradation by a small decrease of I<sub>h</sub>. Consequently, a small increase of I<sub>h</sub> degradation rate at higher temperature gives rise to the large V<sub>h</sub>

degradation rate on path B-D (Fig. 8(b)). Furthermore, we can understand the larger holding voltage gap  $\Delta V_h$  at higher temperature (Fig. 8(a)) is attributed to this detrimental temperature-dependence of path B-D.




Figure 7: (a) Temperature-dependent characteristics of path A-B (75°C-175°C). (b) Temperature-dependent characteristics of path B-D (75°C-175°C).




Figure 8: (a) Temperature-dependent holding voltage  $V_h$ . (b) The slope of  $V_h(T)$  at varied temperature. In (a)(b), the experimental results are marked by solid line, and the simulation results are marked by dotted line. (c) Holding voltage  $V_h$  vs holding current  $I_h$  at varied temperature (simulation). (d) The slope of  $I_h(T)$  at varied temperature (simulation).

## IV. Holding Voltage Improvement

For 1.8V I/O applications, path B-D, i.e., P-well to DNW-enclosed NMOS, has high latch-up risk due to the insufficient holding voltage (V<sub>h</sub>=1.5V) at 125°C. To meet the V<sub>h</sub> requirement, the baseline design for path B-D should be improved. Here, varied design methods are explored. For conventional CMOS latchup, enlarged anode-cathode spacing (Spn) can result in wider base region and larger base resistance of parasitic NPN BJT. These changes give rise to lower  $\beta_{\rm npn}$  and higher  $\Theta_{\rm PW}$ , which effectively improve the V<sub>h</sub>. Fig. 9(a) shows the experimental results of enlarged S<sub>pn</sub>. Path A-B shows a significant V<sub>h</sub> gain with increasing S<sub>pn</sub>. Nevertheless, wider S<sub>pn</sub> cannot effectively improve the V<sub>h</sub> of path B-D. The V<sub>h</sub> gain of B-D is less than 0.4V even with 3.6x S<sub>pn</sub>. The poor V<sub>h</sub> gain is attributed to no extended base effect in parasitic BJTs. Consequently, large anode-cathode spacing rule is required for path B-D, which significantly costs chip area. Guard-ring (GR) placement such as P+/PW or N+/NW insertion in the substrate is an effective design solution to suppress the turn-on of parasitic BJTs, which can improve the V<sub>h</sub>. Fig. 9(a) shows path A-B has an significant V<sub>h</sub> gain (0.6V) by GR insertions. However, GR insertions are not available in DNW-enclosed RW region as shown in Fig. 1(a)(b). This limitation makes it difficult for designers to suppress the turn-on of parasitic BJTs in path B-D.

In section III, we can conclude the low V<sub>h</sub> of B-D is attributed to the higher current gain of parasitic BJTs and the decreased N-well shunting current. Therefore, the reduction of N-well shunting resistance is a practical way to save the poor V<sub>h</sub>. Shunting resistance (R<sub>sh</sub>) consists of well resistance, fin/metal contact resistance, and backend metal resistance. As the device is scaled down to sub-20nm, contact and backend resistances dominate the overall impendence load which should be carefully controlled [16]. Here, we use TCAD to explore the NW/DNW shunting resistance effect quantitatively. Fig. 9(b) shows the simulated R<sub>sh</sub> effect on V<sub>h</sub>. As R<sub>sh</sub> increases to 10x, V<sub>h</sub> shows a significant drop of ~1V on both the path A-B and B-D. The severe R<sub>sh</sub>-induced V<sub>h</sub> degradation and variation indicate the control of contact/backend resistances is critical to the latch-up immunity of FinFET technology. With R<sub>sh</sub> reduction to 0.1x, the V<sub>h</sub> of B-D significantly increases to 2.8V. This indicates NW/DNW R<sub>sh</sub> reduction can improve the latch-up immunity of B-D to the same level as the conventional latch-up (V<sub>h</sub>=2.3V). With further R<sub>sh</sub> reduction to 0.01x, path A-B shows a continuous V<sub>h</sub> improvement while B-D shows a limited V<sub>h</sub> of 3V. Due to the limited V<sub>h</sub> headroom of path B-D, enlarged S<sub>pn</sub> is additionally required for high-voltage applications.

As compared to planar CMOS, FinFET technology suffers lower latch-up immunity, which is attributed to the higher pick-up resistivity. For conventional CMOS latch-up (path A-B), the V<sub>h</sub> can be improved by re-designing the anode-cathode spacing (S<sub>pn</sub>) and Guard-ring (GR) placements. For DNW-induced latch-up, path C-B and C-D show higher V<sub>h</sub> as compared to path A-B, which means the robustness against latch-up state in these paths can be ensured by conventional design. Nevertheless, path B-D suffers low V<sub>h</sub> in FinFET technology which cannot be effectively improved by design solutions such as enlarged S<sub>pn</sub> and additional GRs. Based on the above discussion, 0.1x NW/DNW R<sub>sh</sub> reduction is the key for path B-D to achieve the  $V_{\text{h}}$  requirement. In the view point of layout design, increased pick-up area may be a solution for R<sub>sh</sub> reduction. However, the limited pick-up area by RW regions is hard to achieve the desired 0.1x R<sub>sh</sub> in practice. To solve this issue, approaches include well-profile practical optimization, contact quality improvement, pick-up re-design, and metal-routing minimization should be considered. These approaches play a critical role in solving DNW-induced latch-up challenges in FinFET technology and largely rely on the efforts of processdesign co-optimization.




Figure 9: (a) Anode-cathode spacing  $S_{pn}$  vs.  $V_h$  at  $T=125^{\circ}C$  (experiment). (b) Shunting resistance  $R_{sh}$  vs.  $V_h$  at  $T=125^{\circ}C$  (simulation).

## V. DNW-induced PNPNPN Latch-up Mechanism and Prevention

A possible latch-up path A-D which consists of a P+/NW/PW+Psub/DNW+NW/RW/N+ (PNPNPN) structure, i.e., high-side PMOS to low-side DNWenclosed NMOS, is investigated. In these test structures (Fig. 10(a)), a pair of P+/PW and N+/NW GRs is inserted between PMOS and NMOS. Fig. 10(b) shows the measured V<sub>h</sub> and its temperaturedependence. As compared to the conventional latchup path A-B, path A-D shows much lower V<sub>h</sub> and severe hot-temperature induced V<sub>h</sub> degradation. A PNPNPN structure consists P+/NW/PW+Psub/DNW+NW (PNPN) SCR and a DNW+NW/RW/N+ (NPN) BJT. The V<sub>h</sub> of these components are also measured at 125°C. Fig. 11 shows the equivalent circuit and the corresponding V<sub>h</sub> of each component. Based on the measurement, the low V<sub>h</sub> (2.4V) of PNPNPN structure cannot come from the series of PNPN (V<sub>h</sub>=2V) SCR and NPN (V<sub>h</sub>=5V) BJT (Fig. 11). Here, we propose the PNPNPN latch-up mechanism by introducing a lumped circuit model of two PNPNs (Fig. 11). As the negative trigger current is injected to substrate and collected by NW and DNW, these well potentials are decreased due to the large well resistance ( $R_{\text{NW}}/R_{\text{DNW}}$ ). When the base-emitter of Q1(PNP) is forward biased, the collector current flows to grounded substrate and builds up the potential of PW/Psub through a large substrate resistance ( $R_{\text{sub}}$ ). When the potential of PW/Psub is higher than that of DNW, both the Q2(NPN) and Q3(PNP) turn on. This causes high current injection to RW and further activates Q4(NPN). The lumped PNPNs form a stronger positive feedback, which results in lower  $V_h$  of PNPNPN as compared to conventional latch-up.

To prevent the activation of PNPNPN latch-up, the shunting resistance of DNW and PW/Psub should be substantially reduced to suppress the forward-biased PW/DNW junction. In this work, the trigger current level for PNPNPN structure is around a few hundred mA. Therefore,  $0.1x\ R_{sh}$  is reasonable for preventing PNPNPN latch-up during chip operation. In FinFET technology, the latch-up susceptibility of DNW-induced PNPNPN structure is highly correlated to the DNW/NW shunting resistance which should be carefully controlled.

The effect of enlarged  $S_{pn}$  is also investigated in PNPNPN latch-up. Fig. 12 shows the experimental results. In comparison with path B-D (Fig. 9(a)), the  $V_h$  gain of path A-D (Fig. 12) by wider  $S_{pn}$  is more significant. The stronger  $V_h$  gain is attributed to the extended base region of Q2(NPN) in lumped PNPNPN structure. With the aid of  $S_{pn}$  effect, the  $V_h$  of PNPNPN can be adjusted to meet the voltage target. While the spacing rules of path A-D should be larger than that of conventional CMOS latch-up for compensating the lower  $V_h$ .




Figure 10(a): Layout-view of test structures with GR (path A-B and A-D).




Figure 10 (b): Temperature-dependent holding voltage V<sub>h</sub> with guard-ring GR: A-B vs A-D (experiment).




Figure 11: Lumped circuit model of PNPNPN structure and the corresponding V<sub>h</sub> of PNPN SCR and NPN BJT components.




Figure 12: Anode-cathode spacing  $S_{pn}$  vs.  $V_h$  at T=125 $^{\circ}$ C (experiment). A pair of GRs is inserted between PMOS and NMOS.

### **VI.Conclusions**

DNW-induced latch-up paths in bulk FinFET technology are investigated. DNW-enclosed NMOS in PNPN and PNPNPN structures causes low holding voltage with a detrimental temperature-dependence. Detailed latch-up characteristics temperature-dependence are disclosed through a wellestablished TCAD modeling. It is found the low latchup immunity is attributed to high current gain and junction leakage of parasitic BJTs formed by DNWenclosed NMOS structure. Varied methods are explored for holding voltage improvement. By DNW/NW R<sub>sh</sub> reduction (0.1x), the holding voltage of P-well to DNW-enclosed NMOS can be improved to meet the latch-up free criterion of 1.8V I/O. In addition, DNW-induced latch-up susceptibility in PNPNPN structures can be significantly suppressed. This work pinpoints the reduction of shunting resistance plays a critical role in solving DNWinduced latch-up challenges in FinFET technology, which largely relies on the efforts of process-design co-optimization.

## References

- [1] S.-Y. Wu et al., "A 16nm FinFET CMOS Technology for Mobile SoC and Computing Applications", IEDM, pp. 224-227, 2013
- [2] S.-Y. Wu et. al., "An Enhanced 16nm CMOS Technology Featuring 2nd Generation FinFET Transistors and Advanced Cu/low-k Interconnect for Low Power and High Performance Applications", IEDM Tech. Dig., pp. 48-51, 2014
- [3] S.-Y. Wu et. al., "Demonstration of a sub-0.03um<sup>2</sup> High Density 6-T SRAM with Scaled Bulk FinFETs for Mobile SOC Applications Beyond 10nm Node", VLSI Tech. Symp., pp. 92–93, 2016
- [4] S.-Y. Wu et. al., "A 7nm CMOS Platform Technology Featuring 4th Generation FinFET Transistors with a 0.027um<sup>2</sup> High Density 6-T SRAM cell for Mobile SoC Applications", IEDM Tech. Dig., pp. 43-46, 2016
- [5] T. Miyashita et. al., "High Voltage I/O FinFET Device Optimization for 16nm System-on-a-Chip (SoC) Technology", VLSI Tech. Symp., pp. 152–153, 2015
- [6] R. Rossi et. al., "Model and verification of triple-well shielding on substrate noise in mixed-signal CMOS ICs", ESSCIRC, pp. 643-646, 2003
- [7] W. Chew et. al., "Impact of Deep N-well Implantation on Substrate Noise Coupling and RF Transistor Performance for Systems-on-a-Chip Integration", Proc. IEEE Eur. Solid-State Device Res. Conf., pp. 251-254, Sep. 2002

- [8] Z. Gan et. al., "Figures-of-Merit to Evaluate the Significance of Switching Noise in Analog Circuits", IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol. 23, no. 12, pp. 2945 2956, Dec. 2015
- [9] J. Kang et. al., "Highly Linear 0.18um CMOS Power Amplifier with Deep n-Well Structure", IEEE Journal of Solid-State Circuits, vol. 41, no. 5, May. 2006
- [10] J.-L. Kuo et. al., "A 24 GHz CMOS power amplifier using reversed body bias technique to improve linearity and power added efficiency", Microwave Symposium Digest (MTT) 2012 IEEE MTT-S International, pp. 1-3, 2012, ISSN 0149-645X.
- [11] D. Kontos et al., "Investigation of external latchup robustness of dual and triple well design in 65nm bulk CMOS technology", Proceedings of International Reliability Physics Symposium, pp. 145-150, 2006
- [12] "IC Latch-Up Test, JESD78E Standard", 2016
- [13] G. Hu, "A better understanding of CMOS latch-up", IEEE Trans. Elec. Dev. ED-31, pp. 62-67, Jan. 1984
- [14] D. Buhanan, "Investigation of current-gain temperature dependence in silicon transistors", IEEE Trans. Electron Devices, vol. ED-16, no. 1, pp. 117-124, Jan. 1969
- [15] F.S. Shoucair, "High-temperature latchup characteristics in VLSI CMOS circuits", IEEE Trans. on Electron Dev., vol. 35, No. 12, pp. 2424-2426, 1988
- [16] S.-Y. Wu et. al., "Advancing Foundry Technology with Scaling and Innovations", VLSI Tech. Symp., pp. 1-3, 2014