

High-Performance Bi-directional SCR Developed on a 0.13um SOI-based Smart Power Technology for Automotive Applications

Carol Rouying Zhan (1), Patrice Besse (2), Jean-Philippe Laine (2), Alain Salles (2)

(1) NXP Semiconductors, 2108 E Elliot Road, Tempe, AZ, 85284 USA
tel.: 480-413-4784, fax: 480-413-5748, e-mail: rouying.zhan@nxp.com

(2) NXP Semiconductors, 134, Avenue du General Eisenhower, 31023 Toulouse Cedex, France

Abstract - Novel bi-directional SCRs have been developed on an advanced 0.13um SOI-based smart power technology. Leveraging the benefits of the SOI, the SCRs achieved high and adjustable V_h with new NBL/collector and base engineering techniques. Outstanding DC, TLP, IEC61000-4-2, and EMC performance were achieved for automotive applications.

I. Introduction

ESD protection for automotive application is usually required to provide high holding voltage (V_h) for latch-up immunity and reliability, in addition to high ESD robustness [1].

Bi-directional silicon controlled rectifiers (SCR) [2, 3, 4] are very attractive devices. They provide bi-directional ESD protection in a single compact device.

HV SCRs V_h is usually dependent on base doping concentration, Epi thickness, and collector/NBL doping concentration. These are not easily adjustable in bulk technologies [3, 4].

Developed on the latest 0.13um Smart Power technology [5] from NXP/Freescale, this work proposed bi-directional SCRs with high and adjustable V_h . The V_h -adjusting techniques include collector/NBL and base engineering of the bipolar(s) in SCR.

The reported V_h improving techniques include adding floating N^+ diffusion in Nwell [6], and segmented emitter layout [7]. These techniques largely improved V_h , however at sacrifice of significantly reduced I_{t2} and increased clamping voltage. [8] demonstrated a single-polarity SCR with a floating P^+ region implemented on Anode side (in Nwell) of the device. Its V_h was improved by introducing avalanche breakdown between base

and emitter junction of PNP inside SCR. While the concept is innovative, it could be challenging to be implemented in processes with shallow and abrupt P^+/N well junction, prone to damages under stress.

NBL engineering in HV NPN and SCR has been discussed by a few articles [1], [9]. [1] described the V_h engineering of vertical NPN with diluted NBL. But the doping concentrations of mask layers are usually determined by the platform devices on a technology. And adjusting the doping is not always a feasible solution for ESD development in ICs. [9] presented good investigation work of NBL experiments on single-polarity SCRs. It covered single-polarity SCRs with NBL, with no NBL, with half-blocked NBL, or NBL at center of the devices. And it found single-polarity SCRs with no NBL or half-blocked NBL provided better I_{t2} than the device with NBL.

Following the concept of NBL engineering, comprehensive study of bi-directional SCR has been conducted on SOI technology. It is realized, unlike single-polarity SCR, NBL is an integral part of bi-directional SCR even in SOI technology. NBL engineering is to be implemented with understanding of both bi-directional SCR and the SOI process, which will be detailed in chapter II and IV. With NBL partially removed in device to eliminate vertical operation of the device, about 20% V_h increase has been observed. The increase is

limited. However, it opens the door for further effective V_h improvement by adjusting lateral current flow with base engineering. By combining the NBL and base engineering technique(s), V_h can be doubled from the baseline design. Moreover, the proposed techniques only need layout change and do not consume additional die area as presented by some other works.

II. Novel Bi-directional SCRs

A. Device Architecture

We first built a baseline bi-directional SCR based on our development work [3, 4] on Freescale's previous generations of bulk smart power technologies. As shown in Figure 1, the device includes NPN transistors using Pwell as base regions. It has full NBL coverage connected to N-sinker, acting as the shared collector for them.

On either IO or GND side, there is a lateral NPN ($NPNL_F$ or $NPNL_R$) using Nsinker as the collector, and a vertical NPN ($NPNV_F$ or $NPNV_R$) using NBL as the collector. The device is laterally triggered by spacing Sp between Pwell and Nsinker in forward, and spacing Spr in reverse. Each NPN's base region (Pwell) encloses a P+ region as the base terminal, and an N+ region as the emitter. The base and emitter terminals are shorted, providing either the GND or the IO electrode. The parasitic PNP transistor would form SCR with the NPNs providing good ESD robustness.




Figure 1: Baseline Bi-directional SCR with Full NBL on SOI Technology

While in bulk technologies, the devices rely on NBL to isolate them from P-substrate. SOI technology provides isolation with BOX (buried oxide), DTI (deep trench isolation) and STI (shallow trench isolation). This allows opportunity for NBL engineering to improve SCR's performance with the device still isolated from substrate.

Figure 2 shows the new bi-directional SCRs proposed in this work. Figure 2(a) demonstrated a

new SCR with NBL partially formed only on IO side. Figure 2 (b) shows further a new SCR with partial NBL, and a floating P+ region inserted in Pwell, between N+ and edge of Pwell at GND side.




Figure 2: New Bi-directional SCRs Developed on SOI Technology (a) with Partial NBL, (b) with Partial NBL and Floating P+ Region

B. Device Working Mechanism

It is well known that SCRs V_h is dependent on product of NPNs and PNPs current gains. PNP is a low current gain device. NPN(s) then becomes the focus for V_h engineering, with much larger room to reduce current gain than PNP.

1. Collector/NBL Engineering

To get insight into the behavior of the device, TCAD simulations has been performed on the baseline SCR with the full NBL. When IO is applied with positive pulses vs. GND, the device will be triggered by reverse-biased blocking junction N-sinker/Pwell controlled by Sp in $NPNL_F$ as shown in Figure 3(a).

As the avalanche breakdown increases, the holes flow to Fwd Base of NPN(s) creating voltage drop to forward bias base-emitter junction. Eventually both vertical and lateral NPNs would turn on, making the device snap back. TCAD simulation showed the post-snapback impact ionization is

highly concentrated on the upper edge of NBL in Figure 4(a). This suggested that vertical NPN is the main contributor of the device's post-snapback behavior. The vertical NPN limits V_h of the device in 2 ways: 1) low collector resistance from heavily-doped NBL leading to a highly conductive vertical current path with lower V_h , 2) high current gain due to intermediate EPI thickness between Pwell and NBL offered by the technology [5].

The new SCR shown in Figure 2(a), has NBL removed partially, thus vertical NPN no longer present, at GND side. It has the same triggering mechanism as the baseline device, as shown in Figure 3(b). But its post-snapback is clearly only dependent on the lateral NPN as in Figure 4(b) which leads to improved V_h .




Figure 3: TCAD-simulated Impact Ionization before Triggering of Baseline SCR with Full NBL (a), and New SCR with Partial NBL (b)





Figure 4: TCAD-simulated Post-snapback Impact Ionization of Baseline SCR with Full NBL (a), and New SCR with Partial NBL (b)


A baseline and a new bi-directional SCR have been implemented as +15V/-15V ESD protection, with emitter length (L_e) 57 μm . The TLP data is shown in Figure 5. In forward, the new device showed improved $V_h = 17\text{V}$, vs. $V_h = 14\text{V}$ for baseline device. A 20% V_h increase was achieved without increasing the die area. Moreover, the new device also showed improved I_{t2} and R_{on} due to changed field distribution.

In reverse polarity, 2 devices showed similar V_h , as it is dominated by vertical NPN at IO side as expected. The reason to keep vertical NPN at IO side will be detailed in Section IV.

TLP data also indicated same V_{t1} for the new device as compared to the baseline device in both forward and reverse polarities. This verified that the partial NBL scheme does not change the triggering mechanism as expected by the TCAD simulations in Figure 3.



(a)




(b)

Figure 5: Forward (a) and Reverse (b) TLP of 15V/-15V ESD Clamps Based on Baseline SCR, and SCR with Partial NBL.


2. Base Engineering

On top of the partial NBL scheme, V_h can be further increased by engineering the Pwell base. While increasing the base width (W_b) of the NPN is commonly seen in publications to reduce current gain, we propose a more effective technique – to insert a floating P+ region in the Pwell base with cross-section shown in Figure 2(b). Under positive

ESD transient, the floating P+ region has similar potential as GND as it sits in the same Pwell as the base terminal(P+). It will block surface part of electron current flowing from emitter (N+) to collector (N-sinker in the center of the device) of $NPNL_F$. This makes the current diverted deeper into the silicon, leading to a longer current path thus higher V_h . It can be seen by TCAD simulation in Figure 6.



(a)



(b)

Figure 6: TCAD Post-snapback Current Density of Bi-directional SCR with Partial NBL (a), Partial NBL & Floating P+ (b).




Figure 7: TLP of 25V ESD Clamps Showed Good Control of V_h with Partial NBL and Base Engineering Techniques.

This technique can be demonstrated by experiments targeting as 25V ESD clamps, with TLP data in Figure 7. With increased W_b and floating P+ tie inserted, 28V V_h has been achieved, about double of baseline device's V_h .

It is to be noted that, although floating P+ technique was described in [8]. Our work is based on completely different mechanism. [8] proposed a single-polarity SCR with floating P+ on Anode side (in Nwell). This makes the PNP in SCR got emitter floating. With only base of PNP connected to Anode, its emitter-base junction (P+ to Nwell) could breakdown under ESD stress causing reliability concern for the shallow junction. In this work, a floating P+ was inserted at GND (Cathode) side in Pwell. It increases V_h by modulating current flow of NPN_{LF} , with no reverse-biased junction introduced.

III. Qualification Results

In this section, we demonstrate qualification data of 40V/-40V ESD clamps built with 2-stack of new bi-directional SCRs for automotive.




Figure 8: DC Sweeps of 40V/-40V ESD Clamp with Temperature Varied from -40C to 175C.

A. DC Test Results

Extensive DC test has been done to make sure the ESD clamps DC BV above maximum rating with temperature varied from -40C to 175C per automotive requirements. The data showed typical avalanche breakdown behavior and low leakage with varied temperatures as in Figure 8.

B. TLP Test Results JEDEC Clamp

As shown in Figure 9, 40V/-40V JEDEC clamp achieved high V_h by combining NBL and base engineering techniques. With emitter length (L_e) = 57um, 4A I_{t2} has been demonstrated. Forward V_h ~ 38V and reverse V_h ~ 30V is on target for most automotive applications such as CAN and LIN transceivers [1].




Figure 9: TLP of 40V/-40V JEDEC Clamp

C. System-Level IEC61000-4-2 Test Results

Using same device configuration, but larger emitter length (L_e), we have built on-chip 40V/-40V ESD protection for system-level IEC61000-4-2 stress. TLP I_{t2} scaling data is shown in Table 1. For clamps with $L_e \geq 250\mu m$, $I_{t2}/L_e \sim 60\text{mA}/\mu m$.

Table 1: TLP I_{t2} vs. Emitter Length of 40V/-40V ESD Clamps

Emitter Length(um)	Forward I_{t2} (A)	Reverse I_{t2} (A)
57	4.4	3.7
250	15.3	14.9
350	21.5	20.4
700	>30*	>30*

* I_{t2} exceeded TLP tester current limit

System-level test results in Figure 10 suggested 40V/-40V clamps IEC robustness scales with the emitter length. Without external components, the clamp with $L_e=250\mu\text{m}$ passed 8KV test. And at $L_e=700\mu\text{m}$, it passed 17KV IEC test.




Figure 10: IEC61000-4-2 Test Results of 40V/-40V ESD Clamps with Varied L_e

D. EMC Test Results

EMC immunity is essential to automotive applications [10]. The measurements on 40V/-40V clamp suggests it is compatible with EMC immunity requirement described in IEC62132-4 DPI (direct power injection), until 36dBm. Rectification phenomenon was not observed during the EMC tests.

IV. Discussion

In section II, it has been discussed that vertical NPN limits V_h of bi-directional SCRs. It is due to its highly conductive vertical current path and the high current gain, from heavy NBL doping concentration and intermediate Epi thickness. By removing vertical NPN with NBL engineering, V_h was increased. In addition, with V_h only dependent on lateral current flow, it is more controllable. Increasing W_b and inserting floating P^+ tie are both effective base engineering techniques to further improve V_h .

While partial-NBL scheme can be used in bi-directional SCRs on bulk technologies, it leaves devices non-isolated from P substrate thus limits its usage.

With the partial-NBL bi-directional SCR well-implemented on SOI technology, we could face the question why NBL can't be removed on IO side to improve reverse V_h ?






Figure 11: Removing NBL on Both IO and GND Sides Causes High Leakage Current

Unlike single-polarity SCRs [9], NBL can't be removed freely in bi-directional SCRs. Since there are Pwell/Pepi regions on both IO and GND sides, NBL and N-sinker are essential to isolate NPNL_F from NPNL_R . If NBL were removed on both sides as in Figure 11, parasitic PMOS would be formed by Pwells, and BOX acting as the gate. The bottom diffusion of NBL would be inverted, causing high leakage current as shown by TCAD simulation in Figure 12(a). The proposed device simulated proper leakage current in Figure 12(b).



(a)



(b)

Figure 12: TCAD-simulated Current Density under DC Bias Showed Parasitic PMOS Turns on Causing High Leakage Current if NBL Removed on Both IO and GND Sides (a), the Proposed Partial-NBL Device Simulated Proper Current Distribution (b).

V. Applications

The new bi-directional SCRs have been successfully integrated in a number of automotive and industrial products with HBM, CDM, and system-level ESD requirements.

VI. Conclusion

Novel bi-directional SCRs have been developed on an advanced 0.13 μ m SOI-based smart power technology. TCAD simulations have been performed to study contribution of vertical NPN and lateral NPN to post-snapback behavior of the device. It has found that vertical NPN limits V_h of bi-directional SCRs. It is due to its highly conductive vertical current path coming from heavy-doped NBL, as well as the high current gain from intermediate EPI thickness of the technology. By NBL engineering, the vertical NPN was removed from the device to increase V_h . Inserting P+ tie in Pwell base of NPN modulates the ESD current flow for further V_h improvement. With NBL engineering and floating P+ tie technique combined, 28V V_h has been achieved, doubled from that of baseline design. Outstanding DC, TLP, IEC61000-4-2, and EMC performance were achieved for automotive applications.

Acknowledgements

The authors would like to thank Dr. Vladislav Vashchenko for mentoring this paper. And special thank-you also goes to Dung Nguyen for collecting the TLP data, and to Evgueniy Stefanov for providing T-CAD simulation deck.

References

1. M. Mergens, M. Mayerhofer, J. Willemsen, and M. Stecher, "ESD Protection Considerations in Advanced High-voltage Technologies for Automotive", EOS/ESD 2006, pp. 54-63.
2. V. Vashchenko, V. Kuznetsov, and P. Hopper, "Implementation of Dual-direction SCR Devices in Analog CMOS Process", EOS/ESD 2007, pp. 75-79.
3. C. Zhan, C. Gill, C. Hong, and M. Kaneshiro, "High-voltage Asymmetrical Bi-directional Device for System-level ESD Protection of Automotive Applications on a BiCMOS Technology", EOS/ESD 2013.
4. A. Gendron, C. Gill, C. Zhan, M. Kaneshiro, B. Cowden, C. Hong, R. Ida, and D. Nguyen, "New High Voltage ESD Protection Devices Based on Bipolar Transistors for Automotive Application", EOS/ESD 2011.
5. H. Yang, J. Zuo, Z. Zhang, W. Min, X. Lin, X. Cheng, M. Ger, P. Hui, P. Rodriguez, "Approach to the Silicon Limit: Advanced NLD MOS in 0.13 μ m SOI Technology for Automotive and Industrial Applications up to 110V", ISPSD 2013, pp.357-360.
6. Jae-Hyok Ko, Han-Gu Kim, and Jong-Sung Jeon, "Gate Bounded Diode Triggered High Holding Voltage SCR Clamp for On-chip ESD Protection in HV ICs", EOS/ESD 2013.
7. Zhiwei Liu, Jin He, Juin J. Liou, Jizhi Liu, Meng Miao, Shurong Dong, "Segmented SCR for High Voltage ESD Protection", ICSICT 2012.
8. J. Zeng, S. Dong, J. J. Liou, Y. Han, L. Zhong, and W. Wang, "Design and Analysis of an Area-Efficient High Holding Voltage ESD Protection Device", IEEE Transactions on Electron Devices, vol. 62, no. 2, pp. 606-614, Feb. 2015.
9. V. A. Vashchenko, A. Concannon, M. ter Beek, and P. Hopper, "High Performance SCRs for On-chip ESD Protection in High Voltage BCD Processes", ISPSD 2003.
10. Patrice Besse, Kamel Abouda, Tutorial: "EMC/ESD for Analog Integrated Circuits", Asia Pacific EMC Conference, 2012.