


Mixer

Features

- Single-ended mixer
- Adjustable power settings
- Selectable reference voltage
- Continuous time up mixing:
 - Input frequencies up to 500 kHz
 - Sample clock up to 1 MHz
- Discrete time, sample & hold down mixing:
 - Input frequencies up to 14 MHz
 - Sample clock up to 4 MHz



General Description

The Mixer component provides a single-ended, non-precision mixer. The component offers two configurations:

- continuous time mode, used for multiply or up mixing
- discrete time, sample and hold mode, used for sampled or down mixing.

The component accepts as inputs two signals at different frequencies and presents at the output a mixture of signals at multiple frequencies, including the sum and differences of the input signal and the local oscillator signal. Typically, the undesired frequency components in the output signal are removed by filtering.

When to use a Mixer

The Mixer component can be used for frequency conversion of a given input signal using a fixed local oscillator signal as the sampling clock.

The manipulations of signal frequencies performed by a mixer can be used to move signals between frequency bands or to encode and decode signals. A mixer can be used to convert signal power at one frequency into power at another frequency to make signal processing easier, whether in hardware or software.

The mixer output can be used by filtering the desired signal harmonics using an off-chip filter or the output can be used to drive an on-chip ADC through internal routing.

Input/Output Connections

This section describes the input and output connections for the Mixer component. An asterisk (*) in the list of I/O's states that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

Fin - Analog

 F_{in} is the input signal terminal. The F_{in} signal is mixed with the local oscillator clock signal to generate the F_{out} signal. F_{in} frequency is limited as follows:

Multiply (Up) Mixer F_{in} < 500 kHz
 Sample (Down) Mixer F_{in} < 14 MHz

LO - Digital

LO is the local oscillator signal terminal. This signal serves as the sampling clock for the mixer. The LO signal is mixed with the F_{in} signal to generate the F_{out} signal. LO frequency is limited as follows:

Multiply (Up) Mixer
 Sample (Down) Mixer
 LO < 1 MHz
 LO < 4 MHz

Vref – Analog

Vref is the input terminal for a reference voltage. The reference voltage may be one of the PSoC internal reference sources, an internal VDAC value, or an external signal.

Fout - Analog


 F_{out} is the output signal terminal. The F_{out} signal is the resultant signal of the mixing operation of the F_{in} and LO signals.



Component Parameters

Drag a Mixer component onto your design and double-click it to open the Configure dialog.

Figure 1: Configure Mixer Dialog



Mixer_Type

This parameter determines the configured mode of the mixer SC/CT block. The component supports two mixer modes: Multiply (Up) Mixer and Sample (Down) Mixer.

LO_Freq

This parameter is used to determine the appropriate values for the input and feedback resistance of the mixer op-amp circuit. The parameter options are:

- LO Freq less than 100 kHz For local oscillator frequencies less than 100 kHz, 40kOhms is used for the input and feedback resistance.
- LO Freq 100 kHz or greater For local oscillator frequencies of 100 kHz or higher, the resistance values are set to 20 kOhms.

Power

This sets the initial drive power of the mixer. The power determines the speed with which the mixer reacts to changes in the input signal. There are four power settings; Minimum, Low, Medium (default), and High. A Low Power setting results in the slowest response time and a High Power setting results in the fastest response time.



Minimum Vdda

This parameter is determined by the minimum analog supply voltage expected for the PSoC in the design. The parameter can be set to one of two values:

- 2.7V or greater (default)
- Less than 2.7V

For an analog supply voltage below 2.7V, the amplifier makes use of an internal boost circuit.

Placement

There are no placement specific options.

Resources

The mixer uses one SC/CT block.

Application Programming Interface

Application Programming Interface (API) routines allow you to configure the component using software. The following table lists each routine and provides a brief functional description. The subsequent sections cover each function in more detail.

By default, PSoC Creator assigns the instance name "Mixer_1" to the first instance of the component in a given design. You can rename it to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol associated with the component. For readability, the instance name used in the following table is "Mixer".

Function	Description
void Mixer_Start(void)	Power up the Mixer.
void Mixer_Stop(void)	Power down the Mixer.
void Mixer_SetPower(uint8 power)	Set drive power to one of four levels.

CYPRESS

void Mixer_Start(void)

Description: Performs all of the required initialization for the component and enables power to the

block. The first time the routine is executed, the input and feedback resistance values are configured for the operating mode selected in the design. When called to restart the mixer following a Mixer_Stop() call, the current component parameter settings are

retained.

Parameters: None
Return Value: None
Side Effects: None

void Mixer_Stop(void)

Description: Turn off the Mixer block.

Parameters: None Return Value: None

Side Effects: Does not affect mixer type or power settings

void Mixer_SetPower(uint8 power)

Description: Sets the drive power to one of four settings; minimum, low, medium, or high.

Parameters: (uint8) power: See the following table for valid power settings.

Power Setting	Notes
Mixer_MINPOWER	Lowest active power and slowest reaction time.
Mixer_LOWPOWER	Low power and speed.
Mixer_MEDPOWER	Medium power and speed.
Mixer_HIGHPOWER	Highest active power and fastest reaction time.

Return Value: None
Side Effects: None



Sample Firmware Source Code

The following is a C language example demonstrating the basic functionality of the mixer component. This example assumes the component has been placed in a design with the default name "Mixer_1."

Note If you renamed your component you must also edit the example code as appropriate to match the component name you specified.

External Clock Oscillator

If the mixer component will be used with an external local oscillator signal and the parameter settings configured during the project design phase, only a call to the associated Start() routine is required to use this component.

```
#include <device.h>
#include <Mixer_1.h>

void main()
{
    Mixer_1_Start();
}
```

LO Generated Internally

If the LO signal is generated internal to the PSoC, APIs to configure and start the LO clock must also be called. The power setting for the Mixer_1 component can also be configured at run time.

```
#include <device.h>
#include <Mixer_1.h>
#include "lo_clk.h"

void main()
{
    /* Setup Local Oscillator Clock */
    lo_clk_Enable();
    lo_clk_SetMode(CYCLK_DUTY);

    /* API Calls for Mixer Instance */
    Mixer_1_Start();
    Mixer_1_SetPower(Mixer_1_HIGHPOWER);

    while (1)
    {
        }
    }
}
```

CYPRESS


Functional Description

Mixer functionality is implemented using the PSoC SC/CT block. The discrete time down mixer is implemented using the switched capacitor mode. The multiplying (up) mixer uses the continuous time block mode.

Discrete Time Down Mixer

The schematic for the internal configuration of the discrete time mixer is shown in the following figure:

Figure 2 Discrete Time Sample & Hold Mixer Schematic



The none-return-to-zero sample and hold is achieved by switching the integrating capacitor between two capacitors. In Figure 2 above, either C1 or C4 can always be sampling the input signal while the other is being integrated across the amplifier. The F_{in} signal is sampled at a rate less than the F_{in} signal frequency. The mixer component is configured such that F_{out} is integrated with a new value on the rising edge of the input clock.

For LO sample clock frequencies greater than half of the F_{in} signal frequency, the output is the difference between the input and LO frequencies plus aliasing components. When the sample clock frequency is less than half of the F_{in} signal frequency, the output is the difference between the input and the largest integer multiple of the LO frequency that is less than the F_{in} signal frequency.

For a given input carrier frequency, F_{in} , a sample LO clock frequency, F_{clk} , can be chosen to provide the desired output frequency, F_{out} , for the system.



Provided that F_{clk} is less than 4MHz, and F_{in} is less than 14MHz:

If
$$\frac{2N-1}{2}F_{clk} < F_{in} < N \cdot F_{clk}$$
, then $F_{out} = N \cdot F_{clk} - F_{in}$ Equation 1

If
$$N \cdot F_{clk} < F_{in} < \frac{2N+1}{2} F_{clk}$$
, then $F_{out} = F_{in} - N \cdot F_{clk}$ Equation 2


Equation 1 and Equation 2 can be summarized as:

$$F_{out} = abs(N * F_{clk} - F_{in})$$
 Equation 3

Continuous Time Up Mixer

The schematic for the internal configuration of the continuous time mixer is shown below:

Figure 3: Continuous Time Mixer Configuration Schematic



In this mode the op-amp is configured as a PGA that uses the LO input signal to toggle between an inverting PGA gain of 1 and a non-inverting unity gain buffer. The output signal includes frequency components at $F_{clk} \pm F_{in}$ plus terms at odd harmonics of the LO frequency plus and minus the input signal frequency: $3^*F_{clk} \pm F_{in}, 5^*F_{clk} \pm F_{in}, 7^*F_{clk} \pm F_{in}$ etc.

$$F_{out} = N * F_{clk} \pm F_{in}$$
 with N holding odd values **Equation 4**

Frequency Planning

Note that proper frequency planning is required to achieve the desired F_{out} . As a minimum requirement, the Nyquist criteria must be met for the desired F_{out} .

$$F_{clk} > 2 * F_{out}$$
 Equation 5



DC and AC Electrical Characteristics

The following values are indicative of expected performance and based on initial characterization data. Unless otherwise specified in the tables below, all $T_A = 25^{\circ}C$, $V_{dd} = 5.0V$, Power HIGH, Op-Amp bias LOW, output referenced to 1.024V.

Note Characteristic data table will be updated following silicon characterization.

5.0V/3.3V DC Electrical Characteristics

Parameter	Typical	Min	Max	Units	Conditions and Notes
Offset Voltage					
Input Offset Voltage		1.3	10	mV	
Input Current (linear) $Rfb = 20 \text{ k}\Omega$			+/- 120	uA	Vdda = 5.0V Vref = Vdda/2 Linearity +/1 1%
Input Current (linear) $Rfb = 40 \text{ k}\Omega$			+/- 2.5	uA	Vdda = 5.0V Vref = Vdda/2 Linearity +/1 1%
Operating Current					
Off		0	0.1	uA	Output tri-stated
Minimum Power		80	100	uA	
Low Power					
Medium Power					
High Power		400	500	uA	

5.0V/3.3V AC Electrical Characteristics

Parameter	Typical	Min	Max	Units	Conditions and Notes
AC Electrical Characteristics					
Slew Rate (20% to 80%)					
Minimum Power				V/uS	
Low Power				V/uS	
Medium Power				V/uS	
High Power				V/uS	



Parameter	Typical	Min	Max	Units	Conditions and Notes
CT Up Mixer					
Sample Frequency			1.0	MHz	
Signal Frequency			500	kHz	
SC Down Mixer					
Sample Frequency			4.0	MHz	
Signal Frequency			14	MHz	
Noise					
Minimum Power				nV/√Hz	
Low Power				nV/√Hz	
Medium Power				nV/√Hz	
High Power				nV/√Hz	
CMRR	90	60			at 1.0 kHz, 1.0V headroom
PSRR		69		dB	at 100 kHz, 1.0V headroom

Note More specifications at other voltages and graphs will be added after characterization.

© Cypress Semiconductor Corporation, 2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® Creator™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

CYPRESS