高階系統晶片設計實驗期末專題報告

Lightweight Cryptographic to the FPGA

Students

R12921068 吳凱濠 R12921A10 謝宗翰 F11921061 郭霖璟

Contents

- Chapter 1 Background Introduction
- Chapter 2 IP Structure Design
- Chapter 3 FPGA PS Side Validation

Chapter 1 Background Introduction

1. Increasing Demand

With the development of the Internet of Things (IoT), the demand for security on embedded devices is getting higher and higher.

2. What is ASCON?

ASCON is a lightweight hash function and AEAD (authenticated encryption with associated data) family. It has recently been selected as the primary choice in the LWC project by NIST.

3. Lightweight Crypto Challenges

As the main aim of lightweight cryptography are resource-constrained embedded devices, one of the main concerns are efficient implementations and protection against physical attacks.

Chapter 2 IP Structure Design

1. The consideration of conversion C to HLS

Due to the non-blocking feature of Verilog, there is no need to specifically store variables before performing calculations during design. However, in C/HLS-C, because it executes line by line, variables must be stored first before calculations can be made.

Verilog

```
assign sl0 = (x4 & x1) ^ x3 ^ (x2 & x1) ^ x2 ^ (x1 & x0) ^ x1 ^ x0;

assign sl1 = x4 ^ (x3 & x2) ^ (x3 & x1) ^ x3 ^ x2 ^ x1 ^ x0 ^ (x2 & x1);

assign sl2 = (x4 & x3) ^ x4 ^ x2 ^ x1 ^ 64'hffffffffffffffff;

assign sl3 = (x4 & x0) ^ (x3 & x0) ^ x4 ^ x3 ^ x2 ^ x1 ^ x0;

assign sl4 = (x4 & x1) ^ x4 ^ x3 ^ (x1 & x0) ^ x1;
```

C/HLS-C

2. Challenges when designing ASCON IP

• Different input width between FSIC and IP

The original design of the HLS IP input port was 128 bits, but FSIC data input port is only 32 bits, therefore the input have to divide into 4 x 32bits.

• Cosim hang out when RTL simulation

Due to the aforementioned issue (different width). The numbers of adlen and plen were incorrect, leading to a cosim hang out.

• Put our HLS result into FSIC


When integrated into FSIC, we are unable to transmit data. Ultimately, it was discovered that when reg_rst set to 1, IP does not receive input or generate output.

Only after all key, nonce, adlen, plen are programmed, and reg_rst is then set to 0, IP begin to receive input and produce output.

3. Simulation Result

4. Our IP Specification and Structure

| Port Name | Port Address | Width (bit) | Port Functionality |
|----------------|--------------|-------------|--------------------------------------|
| reg_rst | 0x00 | 1 | reset IP when rest_rst = 1 |
| reg_key1 - 4 | 0x04 - 0x10 | 32 | 128 bit key for encrypt plaintext |
| reg_nonce1 - 4 | 0x14 - 0x20 | 32 | input with key |
| adlen | 0x24 | 32 | associate data length |
| plen | 0x28 | 32 | number of plaintext |



Chapter 3 FPGA PS Side Validation

1. User project R/W test

In the Jupyter Notebook, any data we write to the IP returns 0. Eventually, we changed the default value of rdata_tmp in user_prj.v to a non-zero value, and then we got a value on the notebook.

```
always @* begin
if     (rd_addr[11:2] == 10'h000) rdata_tmp = reg_rst;
else if (rd_addr[11:2] == 10'h001) rdata_tmp = reg_key1;
else if (rd_addr[11:2] == 10'h002) rdata_tmp = reg_key2;
else if (rd_addr[11:2] == 10'h003) rdata_tmp = reg_key3;
else if (rd_addr[11:2] == 10'h004) rdata_tmp = reg_key4;
else if (rd_addr[11:2] == 10'h005) rdata_tmp = reg_nonce1;
else if (rd_addr[11:2] == 10'h006) rdata_tmp = reg_nonce2;
else if (rd_addr[11:2] == 10'h007) rdata_tmp = reg_nonce3;
else if (rd_addr[11:2] == 10'h008) rdata_tmp = reg_nonce4;
else if (rd_addr[11:2] == 10'h009) rdata_tmp = reg_adlen;
else if (rd_addr[11:2] == 10'h000) rdata_tmp = reg_plen;
else if (rd_addr[11:2]
```

```
In [39]: ADDRESS_OFFSET = SOC_UP # 0x0000
mmio.write(ADDRESS_OFFSET, 0x0000000001) # axil_cycles_gen(WriteCyc, SOC_UP, offset, data, 1);
print("mmio.nead(ADDRESS_OFFSET)", hex(mmio.read(ADDRESS_OFFSET))) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

mmio.write(ADDRESS_OFFSET + 0x04) 0x0000) # axil_cycles_gen(WriteCyc, SOC_UP, offset, data, 1);
print("mmio.nead(ADDRESS_OFFSET + 0x04): ", hex(mmio.read(ADDRESS_OFFSET + 0x04))) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x04): ", hex(mmio.read(ADDRESS_OFFSET + 0x04))) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x02): ", hex(mmio.read(ADDRESS_OFFSET + 0x02): ", hex(mmio.read(ADDRESS_OFFSET + 0x14)) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x14): ", hex(mmio.read(ADDRESS_OFFSET + 0x14)) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x14): ", hex(mmio.read(ADDRESS_OFFSET + 0x14)) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x14): ", hex(mmio.read(ADDRESS_OFFSET + 0x14))) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x14): ", hex(mmio.read(ADDRESS_OFFSET + 0x14))) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x14): ", hex(mmio.nead(ADDRESS_OFFSET + 0x14))) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x14): ", hex(mmio.nead(ADDRESS_OFFSET + 0x14))) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x14): ", hex(mmio.nead(ADDRESS_OFFSET + 0x14))) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x14): ", hex(mmio.nead(ADDRESS_OFFSET + 0x14))) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio.nead(ADDRESS_OFFSET + 0x14): ", hex(mmio.nead(ADDRESS_OFFSET + 0x14)) # axil_cycles_gen(ReadCyc, SOC_UP, offset, data, 1);

print("mmio
```

2. LADMA Ouput Test

In the Jupyter Notebook, the output of our LADMA is the value of the counter. Upon inspecting the code, we found that in LogicAnalyzer.v, after la_up_data is input, it must be under the condition that la_enable = 1 for la_up_data to be output; otherwise, it will maintain its original value.

When we try to program la_enable in Jupyter Notebook, we find that PYNQ crashes. After attempting to solve this issue for a week, we still cannot resolve the problem

```
assign la_changed = |( la_enable) & ( (up_la_data & la_enable) != r_la_data );

// assign la_changed = up_la_data != r_la_data;

/// assign la_changed = up_la_data != r_la_data;

/// Always for latch up_la_data if changed //

// Always @(posedge axi_clk or negedge axi_reset_n) begin

if(!axi_reset_n) begin

r_la_data <= 23'h0;

r_la_data_available <= 1'b0;

end else begin

if( la_changed ) begin

r_la_data <= up_la_data & la_enable;

// r_la_data <= up_la_data;

r_la_data_available <= 1'b1;

end else begin

r_la_data_available <= 1'b0;

end

end

end

end
```

