
			Next state	
C_1	Co	direction	$\theta_3^{\dagger} \theta_2^{\dagger} \theta_1^{\dagger} \theta_0^{\dagger}$	
0	0	o	O3 O2 O1 O0	Hold
O	0	1	Loads Loads Load, Loado	Parallel load
0	1	0	0 03 02 01	logical left
D		1	$\theta_2\theta_1\theta_0$ 0	Logical right
J	D	0	O3 O3 O2 O1	Arithmetic right
1	д	1	02 01 000	Avithmetic left
1	ſ	0	00 Do 02 01	Circular right
(ſ	O2 0, 00 d3	Gircular left







	D3 LSI 4-bi						4-bit	Q3 Q2			
	Shift D0 Shift Loa	Q1 Q0					Reg.	Q1 Q0 Clk			
			$\neg \setminus$			4				$\overline{}$	
Cycle	On - Sender	00	01	02	03		On - Recy	r O0	01	Ω2	03
Cycle 0	Op - Sender		Q1 ×	Q2 ×	Q3 ×		Op - Recv		Q1 ×	Q2	Q3
	Op - Sender 1004 shift	Q0 × D ₀			×		Op - Recv shift shift	r Q0			Q3 × ×
0	Load	X	Х	×			shift	×	X X		Q3 <i>X</i> X
0	Load shift	Х Д,	X D ₁ D ₀ X	X D2	× D3		shift Bhift	x X	X X	×	χ Χ.
0 1 2	Load shift shift	X D ₀ X	X Di Do	Х Дэ Дэ	X D3 D2		shift shift shift	x X	X	х Х	χ Χ.
0 1 2 3	Load shift shift Load	X D ₀ X X	X D D X	Х Дэ Дэ	X D3 D2 D1		shift shift shift	x X	X	* X X	χ Χ.
0 1 2 3 4	LOAD shift shift Load shift	X D ₀ X X D ₀	X D ₂ X D ₃ X	X D2 D1 D0 D2	X D3 D2 D1 D3		shift shift shift shift shift	x X	X	* X X	χ Χ.

b)

8 9 10





$$PS_3$$
 PS_2 PS_1 PS_0 N_3 N_2 N_1 N_0

0 0 0 0 0 0 0 0 0 0

0 0 1 0 0 0 0

0 1 0 0 0

