



Task1


Section 1: Procedure





For the bit counter, I followed the ASMD diagram provided in the lab document. There were 3 states: initial state (S1), count state (S2), and finish state (S3). At the initial state, the counter value is set to 0 and the system loads the input value. Once the start signal is on, the system goes to count state and checks the last digit of the data. If the last digit is 1, counter increases by 1, otherwise it would not change. Then it shifts the data to right by 1. Once the data becomes 0, count finishes and the system stay at finish state until start signal is off.

Section 2: Results



The waveform shows that the counter goes to 3 and stopped.

Section 3: Appendix

```

1 // Alan Li
2 // 02/25/2022
3 // EE 371
4 // Lab #4
5
6 // DE1_SoC takes 3-bit KEY and 10-bit SW as input and return 7-bit HEX and 10-bit LEDR as output.
7 // Switch 9 is used to start counting and when KEY0 is pressed, the system would go back to initial state and count again
8 // The value of counter will be displayed on HEX display, after the counting is done LEDR[9] will turn on
9 // This serves as top-level module for the bitCounter system
10
11 module DE1_SoC (SW, KEY, LEDR, HEX0, CLOCK_50);
12     input logic [9:0] SW;
13     input logic [3:0] KEY;
14     input logic CLOCK_50;
15     output logic [9:0] LEDR;
16     output logic [6:0] HEX0;
17     logic [3:0] count;
18
19     bitCounter b (.in(SW[7:0]), .reset(~KEY[0]), .start(SW[9]), .clk(CLOCK_50), .count, .done(LEDR[9]));
20     seg7 s (.val(count), .leds(HEX0));
21 endmodule
22

```

```

1 // Alan Li
2 // 02/25/2022
3 // EE 371
4 // Lab #4
5
6 // This module displays the value on the hex led display
7 module seg7(val, leds);
8     input logic [3:0] val;
9     output logic [6:0] leds;
10
11     // control the led display with binary numbers
12     always_comb begin case
13         (val)
14         //      Light: 6543210
15         4'b0000: leds = 7'b1000000; // 0
16         4'b0001: leds = 7'b1111001; // 1
17         4'b0010: leds = 7'b0100100; // 2
18         4'b0011: leds = 7'b0110000; // 3
19         4'b0100: leds = 7'b0011001; // 4
20         4'b0101: leds = 7'b0010010; // 5
21         4'b0110: leds = 7'b0000010; // 6
22         4'b0111: leds = 7'b1111000; // 7
23         4'b1000: leds = 7'b0000000; // 8
24         4'b1001: leds = 7'b0010000; // 9
25         4'b1010: leds = 7'b0001000; // A
26         4'b1011: leds = 7'b0000011; // b
27         4'b1100: leds = 7'b1000110; // C
28         4'b1101: leds = 7'b0100001; // d
29         4'b1110: leds = 7'b0000110; // E
30         4'b1111: leds = 7'b0001110; // F
31         default: leds = 7'bx;     endcase
32     end
33 endmodule
34

```

```

1 // Alan Li
2 // 02/25/2022
3 // EE 371
4 // Lab #4
5
6 // bitCounter takes 8-bit in, 1-bit reset, s, clk as input and return 8 bit count and 1-bit done signal
7 // This module display the number of 1s counted in the input data on the 7-segment display HEX0, and signal that the
8 // algorithm is finished by lighting up LEDR9.
9 // The module will not run until a start signal is given
10
11 module bitCounter #(parameter width = 8, parameter outWidth = 4)
12 (
13     input logic [width - 1:0] in, // input value from switches
14     input logic reset, start, clk,
15     output logic [outWidth - 1:0] count,
16     output logic done
17 );
18
19 logic [width - 1:0] A; // remaining values to count "1"
20
21 // when start signal is triggered, system enter the counting stage, after the counting is finished,
22 // system wait until start signal is off. Then system go back to initial state
23 enum {S1, S2, S3} ps, ns;
24
25 always_comb begin
26     case (ps)
27         S1: if (start) ns = S2; // start
28             else ns = S1;
29         S2: if (done) ns = S3;
30             else ns = S2;
31         S3: if (start) ns = S3;
32             else ns = S1; // start set back to 0
33     endcase
34 end
35
36 // In stage 1, initialize all registers
37 // In stage 2, starting the counting process
38 always_ff0(posedge clk) begin
39     if (reset)
40         ps <= S1;
41     else
42         ps <= ns;
43
44     case (ps)
45         S1: begin
46             A <= in;
47             count <= 0;
48             done <= 0;
49         end
50
51         S2: begin
52             done <= (A == 0);
53             if (A[0] == 1)
54                 count <= count + 1;
55             A <= A / 2; // shift to right by 1 bit

```

```


36 // In stage 1, initialize all registers
37 // In stage 2, starting the counting process
38 always_ff@(posedge clk) begin
39     if (reset)
40         ps <= S1;
41     else
42         ps <= ns;
43
44     case (ps)
45     s1: begin
46         A <= in;
47         count <= 0;
48         done <= 0;
49         end
50
51     s2: begin
52         done <= (A == 0);
53         if (A[0] == 1)
54             count <= count + 1;
55         A <= A / 2; // shift to right by 1 bit
56         end
57     endcase
58 end
59 endmodule
60
61 // tests the previous module
62 module bitCounter_testbench ();
63     logic [7:0] in;
64     logic [3:0] count;
65     logic reset, start, clk, done;
66
67     bitCounter b (.*)|
68
69     parameter CLOCK_PERIOD = 100;
70     initial begin
71         clk <= 0;
72         forever #(CLOCK_PERIOD/2) clk <= ~clk;
73     end
74
75     initial begin
76         reset <= 1; start <= 0; in <= 7'b11010001; @(posedge clk);
77         reset <= 0; start <= 1;                                     @(posedge clk);
78                                                         @(posedge clk);
79                                                         @(posedge clk);
80                                                         @(posedge clk);
81                                                         @(posedge clk);
82                                                         @(posedge clk);
83                                                         @(posedge clk);
84                                                         @(posedge clk);
85                                                         @(posedge clk);
86                                                         @(posedge clk);
87         $stop;
88     end
89 endmodule
90

```


Task2

Section 1: Procedure


Following the ASMD chart in task1, I draw the ASMD chart for task2.



I designed 4 states, S1: initial state, only load registers, S2: read data from ram and compare with input data, S3: update search address, S4: finish searching. In search state, the system starts with a search boundary from 0 to 31 and compares the current value from the RAM to the value to find. If they are equal, the search finishes. If the current value is larger, the upper bound for the search becomes 1 less than the current address, else the lower bound becomes 1 greater than the current address. Then the system repeats the cycle until it finds the value or the lower bound is larger than or equal to the upper bound, at which the search finishes.




Section 2: Results



After a few steps, the system find the target data.

Waveform for DE1_SoC



Section 3: Appendix

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
00	00000000	00000001	00000010	00000011	00000100	00001000	00001001	00001111
08	00010001	00111000	00111011	01000000	01000011	01000100	01000101	01000110	.8;@CDEF
10	01000111	01001000	01001010	01010001	01010010	01011000	01100011	01100110	GHJQRXcf
18	10000000	10010001	10011001	10101011	11001101	11111000	11111110	11111111


```

1 // Alan Li
2 // 02/25/2022
3 // EE 371
4 // Lab #4
5
6 // This module displays the value on the hex led display
7 module seg7(val, leds);
8     input logic [3:0] val;
9     output logic [6:0] leds;
10
11     // control the led display with binary numbers
12     always_comb begin case
13         (val)
14             //
15             // Light: 6543210
16             4'b0000: leds = 7'b1000000; // 0
17             4'b0001: leds = 7'b1111001; // 1
18             4'b0010: leds = 7'b0100100; // 2
19             4'b0011: leds = 7'b0110000; // 3
20             4'b0100: leds = 7'b0011001; // 4
21             4'b0101: leds = 7'b0010010; // 5
22             4'b0110: leds = 7'b0000010; // 6
23             4'b0111: leds = 7'b1111000; // 7
24             4'b1000: leds = 7'b0000000; // 8
25             4'b1001: leds = 7'b0010000; // 9
26             4'b1010: leds = 7'b0001000; // A
27             4'b1011: leds = 7'b0000011; // b
28             4'b1100: leds = 7'b1000110; // C
29             4'b1101: leds = 7'b0100001; // d
30             4'b1110: leds = 7'b0000110; // E
31             4'b1111: leds = 7'b0001110; // F
32         default: leds = 7'b1111111; endcase
33     end
34 endmodule

```

```

1 // Alan Li
2 // 02/25/2022
3 // EE 371
4 // Lab #4
5
6 // binary_search takes 8-bit in, 1-bit reset, clk, and s as input and return 5-bit out, 1-bit na and found as output signal.
7
8 module binary_search #(parameter data_width = 8, addr_width = 5) (reset, clk, s, in, found, na, out);
9     input logic reset, clk, s;
10    input logic [data_width - 1:0] in;
11    output logic found, na;
12    output logic [addr_width - 1:0] out;
13
14    // addr is the current address that system is checking, q is the data read from ram, z is the signal for whether the data exist in ram
15    logic [addr_width - 1:0] addr;
16    logic [data_width - 1:0] q;
17    logic z;
18
19    // ram32x8 takes addr, clk, 0, 0 as input parameters address, clock, data, wren and q and returns q as output
20    ram32x8 r (.address(addr), .clock(clk), .data(0), .wren(0), .q);
21
22    // bsc take reset, s, clk, q, in as input parameter and return addr and z.
23    binary_search_control bsc (.s);
24
25    assign out = addr;
26    // assign found signal, na as not found signal
27    assign found = z;
28    assign na = ~z;
29 endmodule
30
31 // tests the previous module
32 timescale 1 ps / 1 ps
33 module binary_search_testbench ();
34     logic reset, clk, s, found, na;
35     logic [4:0] out;
36     logic [7:0] in;
37
38     binary_search bs (.s);
39
40     parameter CLOCK_PERIOD = 100;
41     initial begin
42         clk <= 0;
43         forever #(CLOCK_PERIOD/2) clk <= ~clk;
44     end
45
46     initial begin
47         reset <= 0; s <= 0; in <= 8'b00000100; repeat(20) @(posedge clk);
48         reset <= 1; s <= 1; repeat(20) @(posedge clk);
49     end

```

```

1 // Alan Li
2 // 02/25/2022
3 // EE 371
4 // Lab #4
5
6 // DEL_SoC takes 3-bit KEY and 10-bit SW as input and return 7-bit HEX and 10-bit LEDR as output.
7 // The system searches through an array to locate an 8-bit value A specified via switches SW7-0.
8 // SW[9] drive input start, KEY0 is the reset key
9 // This serves as top-level module for the bitCounter system
10 module DEL_SoC (SW, KEY, HEX1, HEX0, LEDR, CLOCK_50);
11     input logic [9:0] SW;
12     input logic [3:0] KEY;
13     input logic CLOCK_50;
14     output logic [9:0] LEDR;
15     output logic [6:0] HEX1, HEX0;
16     logic [4:0] out;
17     logic found;
18
19     // bs takes KEY[0], CLOCK_50, SW[9], SW[7:0] as input parameter reset, clk, s, in and return LEDR[9], [8] and out respectively
20     binary_search bs (.reset(KEY[0]), .clk(CLOCK_50), .s(SW[9]), .in(SW[7:0]), .found(LEDR[9]), .na(LEDR[8]), .out);
21     // s1 takes quotient of value as input and return HEX1 on display
22     seg7 s1 (.val(out / 10), .leds(HEX1));
23     // s2 takes remainder of value as input and return HEX0 on display
24     seg7 s2 (.val(out % 10), .leds(HEX0));
25 endmodule
26
27 // Tests the previous module
28 timescale 1 ps / 1 ps
29 module DEL_SoC_testbench ();
30     logic [9:0] SW, LEDR;
31     logic [6:0] HEX1, HEX0;
32     logic [3:0] KEY;
33     logic clk;
34
35     DEL_SoC ds (.SW, .KEY, .HEX1, .HEX0, .LEDR, .CLOCK_50(clk));
36
37     parameter CLOCK_PERIOD = 100;
38     initial begin
39         clk <= 0;
40         forever #(CLOCK_PERIOD/2) clk <= ~clk;
41     end
42
43     initial begin
44         KEY[0] <= 0; SW[9] <= 0; SW[7:0] <= 8'b00000011; @(posedge clk);
45         KEY[0] <= 1; SW[9] <= 1;                                     @(posedge clk);
46                                                         @(posedge clk);
47                                                         @(posedge clk);
48                                                         @(posedge clk);
49                                                         @(posedge clk);
50                                                         @(posedge clk);
51                                                         @(posedge clk);
52                                                         @(posedge clk);
53                                                         @(posedge clk);
54                                                         @(posedge clk);
55                                                         @(posedge clk);
56                                                         @(posedge clk);
57                                                         @(posedge clk);
58                                                         @(posedge clk);
59                                                         @(posedge clk);
60                                                         @(posedge clk);
61                                                         @(posedge clk);
62                                                         @(posedge clk);
63         KEY[0] <= 0; SW[9] <= 0; SW[7:0] <= 8'b01100011; @(posedge clk);
64         KEY[0] <= 1; SW[9] <= 1;                                     @(posedge clk);

```

```

1 // Alan Li
2 // 02/25/2022
3 // EE 371
4 // Lab #4
5
6 // binary_search_control takes in reset, s, clk, 8-bit q and in as input and return 5-bit address and z as output
7 module binary_search_control #(parameter data_width = 8, addr_width = 5) (reset, s, clk, q, in, addr, z);
8     input logic s, clk, reset;
9     input logic [data_width - 1:0] q, in;
10    output logic [addr_width - 1:0] addr;
11    output logic z;
12    logic [addr_width - 1:0] start, end_point, new_start, new_end, new_addr;
13    logic [data_width - 1:0] data;
14
15    // S1: initial state, only load registers
16    // S2: read data from ram and compare with input data
17    // S3: update search address
18    // S4: finish searching
19    // control circuit
20    enum {S1, S2, S3, S4} ps, ns;
21
22
23    always_comb begin
24        case (ps)
25            S1: if (s) ns = S2;
26                else ns = S1;
27            S2: if (q == data || start == end_point) ns = S4;
28                else ns = S3;
29            S3: ns = S2;
30            S4: if (s) ns = S4;
31                else ns = S1;
32        endcase
33    end
34
35    // implement the ASMD chart for binary searching
36    always_comb begin
37        z = (q == data);
38        case (ps)
39            S1: begin
40                new_start = 0;
41                new_end = 31;
42                new_addr = 15; // the address that's in the middle of the array
43            end
44            S2: begin
45                new_start = start;
46                new_end = end_point;
47                new_addr = addr;
48            end
49            S3: begin
50                if (z) begin
51                    new_start = start;
52                    new_end = end_point;
53                    new_addr = addr;
54                end
55                else if (q > data) begin //scan thru the smaller part
56                    new_end = addr - 1;
57                    new_start = start;
58                    new_addr = (start + addr - 1) / 2;
59                end
60                else begin //scan thru the larger part
61                    new_end = end_point;
62                    new_start = addr + 1;
63                    new_addr = (end_point + addr + 1) / 2;
64                end
65            end
66        endcase
67    end

```

```

34 // implement the ASMD chart for binary searching
35 always_comb begin
36     z = (q == data);
37     case (ps)
38     S1: begin
39         new_start = 0;
40         new_end = 31;
41         new_addr = 15; // the address that's in the middle of the array
42     end
43     S2: begin
44         new_start = start;
45         new_end = end_point;
46         new_addr = addr;
47     end
48     S3: begin
49         if (z) begin
50             new_start = start;
51             new_end = end_point;
52             new_addr = addr;
53         end
54         else if (q > data) begin //scan thru the smaller part
55             new_end = addr - 1;
56             new_start = start;
57             new_addr = (start + addr - 1) / 2;
58         end
59         else begin //scan thru the larger part
60             new_end = end_point;
61             new_start = addr + 1;
62             new_addr = (end_point + addr + 1) / 2;
63         end
64     end
65     S4: begin // stays at the current address
66         new_start = start;
67         new_end = end_point;
68         new_addr = addr;
69     end
70 endcase
71 end
72
73 // when reset, system go back to initial state, otherwise load the registers and scan the array for the target data
74 always_ff@(posedge clk) begin
75     if (~reset)
76         ps <= S1;
77     else
78         ps <= ns;
79 end
80
81 always_ff@(posedge clk) begin
82     if (~reset) begin
83         start <= 0;
84         end_point <= 31;
85         addr <= 15;
86     end
87     else begin
88         start <= new_start;
89         end_point <= new_end;
90         addr <= new_addr;
91     end
92     if (ps == S1)
93         data <= in;
94 end
95 endmodule
96
97

```