

Alan Li EE 371 February 12th, 2022 Lab 3 Report

Task1


Section 1: Procedure





For the bit counter, I followed the ASMD diagram provided in the lab document. There were 3 states: initial state (S1), count state (S2), and finish state (S3). At the initial state, the counter value is set to 0 and the system loads the input value. Once the start signal is on, the system goes to count state and checks the last digit of the data. If the last digit is 1, counter increases by 1, otherwise it would not change. Then it shifts the data to right by 1. Once the data becomes 0, count finishes and the system stay at finish state until start signal is off.

Section 2: Results



The waveform shows that the counter goes to 3 and stopped.

Section 3: Appendix

```
// Alan Li
// 02/25/2022
// EE 3/1
// Lab #4
// DEI_SOC takes 3-bit KEY and 10-bit SW as input and return 7-bit HEX and 10-bit LEDR as output.
// Switch 9 is used to start counting and when KEYO is pressed, the system would go back to initial state and count again
// The value of counter will be displayed on HEX display, after the counting is done LEDR[9] will turn on
// This serves as top-level module for the bitCounter system

module DEI_SOC (SW, KEY, LEDR, HEXO, CLOCK_50);
input logic [9:0] SW;
input logic [9:0] SW;
input logic [0:0] KEY;
input logic (CocK_50;
output logic (CocK_50;
output logic [0:0] HEXO;
logic [3:0] count;

bitCounter b (.in(SW[7:0]), .reset(~KEY[0]), .start(SW[9]), .clk(CLOCK_50), .count, .done(LEDR[9]));
seg7 s (.val(count), .leds(HEXO));
endmodule
```


```
Alan Li
 123456789
          // 02/25/2022
// EE 371
          // Lab #4
          // This module displays the value on the hex led display
          module seg7(val, leds);
input logic [3:0] val;
                output logic [6:0] leds;
10
11
12
13
                // control the led display with binary numbers
       always_comb begin case
                (val)
14
                //
                                       Light: 6543210
                     4'b0000: leds = 7'b1000000; // 0
4'b0001: leds = 7'b1111001; // 1
4'b0010: leds = 7'b0100100; // 2
15
16
17
                     4'b0010: leds = 7'b0100100;
4'b0100: leds = 7'b00110010;
4'b0101: leds = 7'b0010010;
4'b0110: leds = 7'b0000010;
18
19
20
21
22
23
24
25
26
27
28
29
30
                                                                                  5
                     4'b0111: leds = 7'b1111000;
                                                                                  7
                     4'b1000: leds = 7'b0000000;
4'b1001: leds = 7'b0010000;
4'b1010: leds = 7'b0001000;
                     4'b1011: leds = 7'b0000011;
                     4'b1101: leds = 7'b0000011, // C
4'b1101: leds = 7'b01000110; // C
4'b1101: leds = 7'b0100001; // d
4'b1110: leds = 7'b0000110; // E
4'b1111: leds = 7'b0001110; // F
31
                     default: leds = 7'bX;
                                                                    endcase
32
33
                end
          endmodule
34
```

```
// In stage 1, initialize all registers
// In stage 2, starting the counting process
always_ff@(posedge clk) begin
37
38
     39
                if (reset)
40
                    ps <= S1;
41
                else
42
                    ps <= ns;
43
44
                case (ps)
     45
46
                    S1: begin
     A \le in;
47
                          count \leq 0;
48
                          done \leq 0;
49
                          end
50
51
52
53
54
55
56
57
     \dot{\Box}
                    S2: begin
                          done \leftarrow (A == 0);
                          if (A[0] == 1)
                             count \leftarrow count + 1;
                          A \leftarrow A / 2; // shift to right by 1 bit
                          end
                endcase
58
            end
59
       endmodule
60
61
       // tests the previous module
62
       module bitCounter_testbench ();
63
            logic [7:0] in;
64
            logic [3:0] count;
65
            logic reset, start, clk, done;
66
            bitCounter b (.*);
67
68
69
            parameter CLOCK_PERIOD = 100;
70
     initial begin
71
72
                c1k \leftarrow \bar{0}:
                forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
73
74
75
     initial begin
                reset \stackrel{=}{=} 1; start \stackrel{=}{=} 0; in \stackrel{=}{=} 7'b11010001; @(posedge clk); reset \stackrel{=}{=} 0; start \stackrel{=}{=} 1; @(posedge clk);
76
77
                                                                       @(posedge clk);
@(posedge clk);
@(posedge clk);
78
79
80
                                                                        @(posedge clk);
81
82
                                                                        @(posedge clk);
                                                                        @(posedge clk);
83
                                                                       @(posedge clk);
84
                                                                        @(posedge clk);
85
                                                                        @(posedge clk);
86
                                                                        @(posedge clk);
87
                $stop;
88
            end
89
       endmodule
90
```


Task2

Section 1: Procedure


Following the ASMD chart in task1, I draw the ASMD chart for task2.



I designed 4 states, S1: initial state, only load registers, S2: read data from ram and compare with input data, S3: update search address, S4: finish searching. In search state, the system starts with a search boundary from 0 to 31 and compares the current value from the RAM to the value to find. If they are equal, the search finishes. If the current value is larger, the upper bound for the search becomes 1 less than the current address, else the lower bound becomes 1 greater than the current address. Then the system repeats the cycle until it finds the value or the lower bound is larger than or equal to the upper bound, at which the search finishes.



Section 2: Results



After a few steps, the system find the target data.

Waveform for DE1_SoC

Wave - Default																													
<u>•</u>	Mags																												
u- ∳ SW	1x00000000	1x000	0011								18011000	11									x0000000	00							
	10 хооооохох	0	baaaaaaa	ok .	10xx	XXXXXX						XXXXXXX				Фюскоск					01000	XXXXXXXX				Финасиско	×		
1-4 HEX1	1000000	E (11110		000000						=											111001	(10000	000						
3-→ HEX0	1000000	(00100	10	111 I	0110000					=	0010010	(0110	(0010	. (1111	(0100	100)(010010	(1111	(0110)	.) 1111.) 10000	00			
}-∲ KEY	xxx1	xxx1									xxx1									, .	oc1								
💠 dk	1						\mathcal{L}	7				Γ					55	~~	5	L	L	\mathbf{L}				7	LT.	5	L

Section 3: Appendix

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
00	00000000	00000001	00000010	00000011	00000100	00001000	00001001	00001111	******
80	00010001	00111000	00111011	01000000	01000011	01000100	01000101	01000110	.8;@CDEF
10	01000111	01001000	01001010	01010001	01010010	01011000	01100011	01100110	GHJQRXcf
18	10000000	10010001	10011001	10101011	11001101	11111000	11111110	11111111	

```
Alan Li
     2
3
                // 02/25/2022
                // EE 371
    4
                // Lab #4
     5
     6
                // This module displays the value on the hex led display
     7
               module seg7(val, leds);
  input logic [3:0] val;
    8
    9
                       output logic [6:0] leds;
  10
  11
                       // control the led display with binary numbers
  12
            always_comb begin case
  13
                       (val)
  14
                                                     Light: 6543210
                               4'b0000: leds = 7'b1000000; //
  15
                              4'b0001: leds = 7'b1111001; //
  16
                              4'b001: leds = 7'b0100100; //
4'b0011: leds = 7'b0110000; //
4'b0101: leds = 7'b0110000; //
4'b0101: leds = 7'b0011001; //
4'b0101: leds = 7'b0010010; //
  17
                                                                                                             3
  18
  19
  20
                                                                                                             5
                              4'b0110: leds = 7'b0000010; //
  21
  22
                              4'b0111: leds = 7'b1111000;
                              4'b1000: leds = 7'b00000000;
4'b1001: leds = 7'b00100000;
4'b1010: leds = 7'b00010000;
4'b1011: leds = 7'b00000011;
  23
  24
                                                                                                             9
  25
  26
                              4'b1100: leds = 7'b1000110; // C
  27
                              4'b1101: leds = 7'b01000110; // d
4'b1110: leds = 7'b00000110; // E
4'b1111: leds = 7'b0000110; // E
default: leds = 7'b1111111; end
  28
  29
  30
  31
                                                                                                         endcase
  32
                       end
  33
                endmodule
  34
 // binary_search takes 8-bit in, 1-bit reset, clk, and s as input and return 5-bit out, 1-bit na and found as output signal.
    module binary_search #(parameter data_width = 8, addr_width = 5) (reset, clk, s, in, found, na, out);
input logic reset, clk, s;
input logic [data_width - 1:0] in;
output logic found, na;
output logic [addr_width - 1:0] out;
// addr is the current address that system is checking, q is the data read from ram, z is the signal for whether the data exist in ram logic [addr_width - 1:0] addr; logic [data_width - 1:0] q; logic z;
         // ram32*8 takes addr, clk, 0, 0 as input parameters address, clock, data, wren and q and returns q as output ram32x8 r (.address(addr), .clock(clk), .data(0), .wren(0), .q);
         // bsc take reset, s, clk, q, in as input paramter and return addr and z. binary_search_control bsc (.*);
         assign out = addr;

// assign found signal, na as not found signal

assign found = z;

assign na = ~z;

Imodule
      // tests the previous module timescale 1 ps / 1 ps module brinary_search_testbench (); logic reset, clk, s, found, na; logic [4:0] out; logic [7:0] in;
         binary_search bs (.*);
         parameter CLOCK_PERIOD = 100;
initial begin
  clk <= 0;
  forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
         initial begin
  reset <= 0;  s <= 0;  in <= 8'b00000100;
  reset <= 1;  s <= 1;
  reset <= 1;  s <= 1;</pre>
  repeat(20) @(posedge clk);
   Þ
```

```
// Alan Li
// 02/25/2022
// EE 371
// Lab #4
// binary_search_control takes in reset, s, clk,8-bit q and in as input and return 5-bit address and z as output
module binary_search_control #(parameter data_width = 8, addr_width = 5) (reset, s, clk, q, in, addr, z);
input logic s, clk, reset;
input logic [data_width - 1:0] q, in;
output logic [addr_width - 1:0] addr;
output logic [addr_width - 1:0] start, end_point, new_start, new_end, new_addr;
logic [data_width - 1:0] data;
                           // S1: initial state, only load registers
// S2: read data from ram and compare with input data
// S3: update search address
// S4: finish searching
// control circuit
enum {S1, S2, S3, S4} ps, ns;
                          always_comb_begin
                                    vays_comb begin
case (ps)
S1: if (s) ns = S2;
    else ns = S1;
S2: if (q == data || start == end_point) ns = S4;
    else ns = S3;
S3: ns = S2;
S4: if (s) ns = S4;
    else ns = S1;
endcase
                                    endcase
                           // implement the ASMD chart for binary searching
always_comb begin
z = (q == data);
case (ps)
S1: begin
               new_start = 0;

new_end = 31;

new_addr = 15; // the address that's in the middle of the array
                                            end
52: begin
new_start = start;
new_end = end_point;
new_addr = addr;
               Ė
                                            end
S3: begin
               十回回
                                                                      if (z) begin
  new_start = start;
  new_end = end_point;
  new_addr = addr;
                                                                      end
else if (q > data) begin //scan thru the smaller part
    new_end = addr - 1;
    new_start = start;
    new_addr = (start + addr - 1) / 2;
               ļ
                                                                      new_addr = (start + addr - 1) / 2;
end
else begin //scan thru the larger part
    new_end = end_point;
    new_start = addr + 1;
    new_addr = (end_point + addr + 1) / 2;
end
               þ
```

```
// implement the ASMD chart for binary searching
always_comb begin
z = (q == data);
case (ps)
S1: begin
    new_start = 0;
    new_end = 31;
    new_addr = 15; // the address that's in the middle of the array
end
              0-00-
                                               new_end = 31;
  new_addr = 15; // the address that's in the middle of the
end

S2: begin
  new_start = start;
  new_end = end_point;
  new_addr = addr;
end

S3: begin
  if (z) begin
        new_start = start;
        new_end = end_point;
        new_end = end_point;
        new_addr = addr;
end
  else if (q > data) begin //scan thru the smaller part
        new_end = addr - 1;
        new_end = addr - 1;
        new_start = start;
        new_addr = (start + addr - 1) / 2;
        end
        else begin //scan thru the larger part
        new_end = end_point;
        new_start = addr + 1;
        new_addr = (end_point + addr + 1) / 2;
        end

S4: begin // stays at the current address
              þ
             +00-
              þ
            4
                                                 end
54: begin // stays at the current address
   new_start = start;
   new_end = end_point;
   new_addr = addr;
end
                           end
endcase
end
                            // when reset, system go back to initial state, otherwise load the registers and scan the array for the target data always_ff@(posedge clk) begin if (\simreset) ps <= S1; else
              ē
                                               ps <= ns;
                            always_ff@(posedge clk) begin
if (~reset) begin
    start <= 0;
    end_point << 31;
    addr <= 15;</pre>
              end
else begin
start <= new_start;
end_point <= new_end;
addr <= new_addr;
                                        end
if (ps == S1)
data <= in;
                  end
endmodule
```