

Problem 1.

(a) only LDUR and STUR use data memory

$$25\% + 10\% = 35\%$$

(b) every instruction needs to fetch from instruction memory
100%

(c) load a value from memory less than 32 bits require sign extension

CBZ, 0 are filled with 0 bits

for I type instruction, 16 bit immediate needs to get extended to 32 bits

for B the offset needs to get sign extension

$$1 - 24\% = 76\%$$

Problem 2.

(a) regWrite = 1

ALUSrc = 0

ALU operation = 10

MemWrite = 0

MemtoReg = 0

MemRead = 0

(b) registers, mux, ALU

(c) sign-extend, data memory




FIGURE 4.10 The datapath for the memory instructions and the R-type instructions. This example shows how a single datapath can be assembled from the pieces in Figures 4.7 and 4.8 by adding multiplexers. Two multiplexers are needed, as described in the example.

Problem 3.

a. for i instruction, [21:10] is for immediate, we need to extend this to 32 bit to match the register size

Problem 5

sign bit 0

$$16 < 31.7 < 32 \quad 4 + 127 = 131$$

Exponent 10000011

Mantissa $0.7 \times 2 = 1.4$ ✓

$$0.4 \times 2 = 0.8 \quad \times$$

$$0.8 \times 2 = 1.6 \quad \checkmark$$

$$0.6 \times 2 = 1.2 \quad \checkmark$$

$$0.2 \times 2 = 0.4 \quad \times$$

$$0.4 \times 2 = 0.8 \quad \times$$

$$0.8 \times 2 = 1.6 \quad \checkmark$$

Mantissa 1111 | 0110 0110 0110 0110

binary representation 0 10000011 1111 | 0110 0110 0110 0110