Problem 1.

- a) Pipelining: dack is determined by the slowest operation.

 Cycle time = Instruction Decade = 350 ps

 Non-pipelining: cycle time is determined by all the stages combined

 Cycle time = 250+350+150+300+200=250 ps
- b) load instruction use all 5 stages

 Pipeline: latancy = cycle × clack cycle time

 = . 5 × 350 = 1750 ps

- c) ne will split the longest stage

 old cycle time=350 ps

 new cycle time is latency of memory = 300 ps
- d) utilization= 20% (LDUR) + 15%(STUR)=35%
- e) utilization = 0% (LDUR) + 45% (ALU) = 65%

Problem 2

(a) read and Wite hazzard

ORR XIX2.X3

NOP

Problem 3

(a) ADD X5, X2, X1 NOP NOP

- (b) ADD X5, X2, X1

 LDVR X2, [X2, #0]

 NOP

 LDUR X3 [X3, #6]

 NOP

 NOP

 OPR X3, X5, X3

 STUR X3 [X1, #0]

(d) the instruction get old data or junk data when initiate the neglister

Problem 4.

- (a) first 3 cycle: IF, ID, EX

 3 stall cycles

 Accuracy of the predicted Alway taken = 41%

 Accuracy of the non-predicated Aways take = 55%

 CPI = 3.0.55.0.25 = 0.4125
- (b) CPI= 3.045.0.25=0,2375
- (c) Accuracy of the non-predicated 2bit = 1-0.85 = 0.15 $CPI = 3 \times 0.15 \times 0.25 = 0.1125$
- (d) CPI for ALU instruction = 1 CPI before conversion = 1+3-0-15-0.25=1-113 CPI after conversion = 1+3-15-0.25.05=1.054
- (e) CPI before conversion = |+3.0.150.25=1.113CPI ofter conversion = |+(|+3.0.15).0.25.0.5=1.18|