


Overall Datflow:
PC fetches instructions
Instructions select operand registers, ALU immediate values
ALU computes values
Load/Store addresses computed in ALU
Result goes to register file or Data memory



Instruction Cycle:

Instruction Fetch	Obtain instruction from program storage
Instruction Decode	Determine required actions and instruction size
Operand Fetch	Locate and obtain operand data
Execute	Compute result value or status
Result Store	Deposit results in storage for later use
Next Instruction	Determine successor instruction

word =

All instructions encoded in 32 bits (operation + operands/operands address)				
Branch (B-Type)	Opcode	Rs	Rs2	Imm[31:2] = 32-Bit Offset
Conditional Branch (CB-Type)	Opcode	Rs	Rs2	Imm[31:2] = 24-Bit Offset
Opcode	Opcode	Opcode	Opcode	Opcode
Register File (R-Type)	Opcode	Rs	Rs2	Imm[31:2] = 24-Bit Offset
Opcode	Opcode	Opcode	Opcode	Opcode
Immediate (I-Type)	Opcode	Rs	Rs2	Imm[31:2] = 24-Bit Offset
Opcode	Opcode	Opcode	Opcode	Opcode
Memory (J-Type)	Opcode	Rs	Rs2	Imm[31:2] = 24-Bit Offset
Opcode	Opcode	Opcode	Opcode	Opcode

[illegible]

input address 64 bits - byte's address
output instruction 32 bits

Data Storage

Characters: 8 bits (byte)
 Integer: 64 bits (D word)
 Array: Sequence of locations
 Pointer: Address (64 bits)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
1	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
2	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
3	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
4	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
5	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
6	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
7	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
9	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
10	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
11	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
12	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
13	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
14	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
15	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000

Assembly code with annotations:

```

0: 00000000 00000000 00000000 00000000 00
```

✓ controller : input: 11 bit instruction [31:21]
output: control(s) (in highlight)

✓ 3 SE : input 9 bit, 19 bit, 26 bit
output 64 bit, 32 bit, 32 bit

✓ 1 ZE : input : 12 bit
output : 64 bit

✓ shifter: input 64 bit in math.sv
output 64 bit


✓ 32-bit adder : input two 32-bit
output one 32-bit

✓ flag-register: input flags[3:0], writeEnabler
use 4 D-flip-flops

3 2 1 0
negative zero of carry

output: flag-out[3:0]

✓ cond check :



$4 \times 8 = 32$
4 byte

as → has has
↓ ↓
xxx

Opcode [31:26] Opcode [25:21]	100100 1010n	10101 1100n	111110 00010	111110 00000	000101 xxxxxx	101101 000xxx	01010 000xxx	100010 10000	110110 10000	110100 11010	110110 11000
	ADD	ADDS	LSUR	STUR	B	CBZ	B-cmd (LT) (int)	AND	ORR	LSR	SOBS
Reg2LOC	X	1	X	0	X	0	X	1	1	X	1
Ad1	1	X	0	0	X	X	X	X	X	X	X
ALUSrc	1	0	1	1	X	0	X	0	0	X	0
ALUOP	add ⁰¹⁰	add ⁰¹⁰	add ⁰¹⁰	add ⁰¹⁰	X	Bypass B ⁰⁰⁰	X	AND ¹¹⁰	XOR ¹¹⁰	X	SUB ⁰¹¹
FWeu	0	1	0	0	0	0	0	0	0	0	1
Setr	0	0	0	0	X	X	X	0	0	1	0
MemtoReg	0	0	1	X	X	X	X	0	0	0	0
RegWrite	1	1	1	0	0	0	0	1	1	1	1
MemWrite	0	0	0	1	0	0	0	0	0	0	0
Bcmd	0	0	0	0	0	0	1	0	0	0	0
UncondBr	0	0	0	0	1	0	0	0	0	0	0
CBZ	0	0	0	0	0	1	0	0	0	0	0