### TYPE SN10144 256-BIT RANDOM-ACCESS MEMORY

MAY 1975

- Fast Access Time . . . 18 ns Typical
- 256-Word-by-One-Bit Organization
- Drives 50-Ohm Loads
- Full On-Chip Address Decoding and Output-Sense Amplification
- Capability for Wired-OR Connections
- Low Sensitivity to Supply Voltage Variation

#### description

This 256-bit active-element memory is a monolithic high-speed, emitter-coupled-logic (ECL) array of 256 storage cells organized to provide 256 words of one bit each. Full address decoding and output sense amplification are included on the chip. An additional level of decoding is provided for memory systems by the three enable inputs. Each of the 256 words is addressed by the binary address inputs A0 through A7. The output can be connected to other emitter-follower outputs to achieve wired-OR word expansion.

Information at the data input is written into the memory by addressing the desired word with the address lines and taking the read/write input low while all enable inputs are held low. The output is forced low while the memory is in the write mode.


Information stored in the memory is read out by holding the read/write line high, selecting the desired address, and taking all enable inputs low.

#### FUNCTION TABLE


READ/	Е	NABL	.E _	ODED A TION
WRITE	Ē1	Ē2	Ē3	OPERATION
L	L	L	L	Write (output low)
Н	L	L	L	Read
×	н	Х	×	Chip disabled (output low)
×	×	Н	X	Chip disabled (output low)
×	Х	X	Н	Chip disabled (output low)

H = high level, L = low level, X = irrelevant

# J OR JE DUAL-IN-LINE PACKAGE (TOP VIEW)



#### functional block diagram



# TYPE SN10144 256-BIT RANDOM-ACCESS MEMORY

#### recommended operating conditions

		В	NOM	Α	UNIT
		(SE	L		
Supply voltage, VFF		-5.72	-5.2	-4.68	٧
Width of write pulse, tw(wr) (see Figure 9)		25			ns
	Address before write pulse	8			ns
Setup time, t <sub>SU</sub> (see Figure 9)	Enable before write pulse	2			
, , , , ,	Data before end of write pulse	2 27 <sup>†</sup>			
	Address after write pulse	2			
Hold time, th (see Figure 9)	time, th (see Figure 9)  Enable after write pulse 2  Data after write pulse 2				ns
1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -					
Operating ambient temperature, TA		0		85	С

<sup>†</sup>Note that this setup time is referenced to the end of the write pulse. With a minimum-width (25-ns) write pulse, this limit is equivalent to a 2-ns setup time referenced to the start of the write pulse. The setup-time requirement is thus made independent of write pulse width.

#### electrical characteristics at specified ambient temperature‡

2.5.445752		TEST CONDITIONS (SEE NOTES 1 AND 2)			В	TYP A	UNIT	
PARAMETER					(SE	OW		
			· · · · · · · · · · · · · · · · · · ·		0° C	-1020	-840	
VIH High-level input ve	High-level input voltage				25 C	-980	-810	m∨
					85°C	-910	-700	
					0°C	-1145		1
$V_{1H'}$	High-level input voltage	Itage			25°C	-1105		mV
					85°C	-1035		
					0°C	VEE	-1645	
$V_{IL}$	Low-level input voltage				25°C	VEE	-1630	mV
					85 C	VEE	-1595	
					O <sub>c</sub> C		-1490	
$V_{1L'}$	Low-level input voltage				25° C		-1475	mV
					85° C		-1440	
					0°C	-1000	-840	
$V_{OH}$	High-level output voltage		V <sub>IH</sub> = V <sub>IHB</sub> ,	VIL = VILA	25°C	-960	-810	mV
					85°C	-890	-700	
					0°C	-1870	-1665	
$v_{OL}$	Low-level output voltage		V <sub>IH</sub> = V <sub>IHB</sub> ,	VIL = VILA	25°C	-1850	-1650	mV
					85° C	-1825	-1615	<u> </u>
					0°C -	-1020	-840	
V <sub>OH</sub> ′	High-level output voltage		V <sub>IH</sub> = V <sub>IH</sub> 'B,	VIL = VIL'A	25° C	-980	-810	mV
					85° C	-910	-700	↓
					0°C	-1870	-1645	
V <sub>OL</sub> ′ Low-leve	Low-level output voltage	İ	$V_{1H} = V_{1H'B}$	VIL = VIL'A	25 C	-1850	-1630	mV
					85° C	-1825	1595	↓
	High-level input current	E inputs	$V_1 = -810 \text{ mV},$		25°C		265	μA
ЧН	ringiniever input current	Other inputs	Other inputs open			50	<b>↓</b> ~``	
f.,	Low-level input current	E inputs	$V_1 = -1850 \text{ mV},$		25°C	0.5		μА
HL	Low-level input current	Other inputs	Other inputs open			-50		ļ
JEE	Supply current		All inputs and th	e output open	25° C	-125	-90	mΔ

NOTES: 1. All parameters are measured with  $V_{EE}$  = -5.200 V,  $V_{CC}$  = 0 V, and (unless otherwise noted) the output is connected to -2.000 V through 50  $\Omega$ .

<sup>2.</sup> Test conditions stating  $V_{1H} = V_{1HB}$  (or  $V_{1H'B}$ ) and/or  $V_{1L} = V_{1LA}$  (or  $V_{1L'A}$ ) mean that the high-level input voltages are equal to the B limit of  $V_{1H}$  (or  $V_{1H'}$ ) specified for the particular temperature (see note 3) and/or the low-level input voltages are equal to the appropriate A limit of  $V_{1L'}$  (or  $V_{1L'}$ ). The output voltage limits are guaranteed for any appropriate combination of input conditions specified by the function table for the desired output.

<sup>3.</sup> This data sheet uses the algebraic-limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit.

The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of 500 feet per minute with the device under test soldered to a 4 x 6 x 0.062-inch double-sided 2-oz copper-clad circuit board.


## TYPE SN10144 256-BIT RANDOM-ACCESS MEMORY

#### switching characteristics at 25°C free-air temperature

	PARAM	TEST CONDITIONS B TYP (SEE NOTE			UNIT	
ta(ad)	Access time from address			18	35	ns
tPLH -	Propagation delay time, low-to		8	12		
tPHL	Propagation delay time, high-t		8	12	ns	
tPHL	Propagation delay time, high-t		8	17	ns	
<sup>t</sup> TLH	Transition time, low-to-high-le	C <sub>L</sub> = 3.5 pF, R <sub>L</sub> = 50 Ω,	2.5		ns	
<sup>t</sup> THL	Transition time, high-to-low-le		2.5			
tSR	Sense recovery time		8	17	ns	
tw(wr,min)	Minimum width of write pulse		See Figures 6 and 9	15	25	ns
<sup>t</sup> su(min)	Minimum setup time	Address before write pulse	and Note 4	-15	8	ns
		Enable before write pulse		-8	2	
		Data before end of write pulse	1	8	27	1
		Address after write pulse		-3	2	<u> </u>
<sup>t</sup> h(min)	Minimum hold time	Enable after write pulse		-8	2	ns
		Data after write pulse		-7	2	

- NOTES: 3. This data sheet uses the algebraic limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit.
  - 4. Actual values for the minimum width of write pulse, the three minimum setup times, and the three minimum hold times can each be determined separately by setting the other six intervals at their A-limit values.

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input waveforms are supplied by generators having the following characteristics:  $Z_{\text{Out}} = 50 \ \Omega$ , PRR = 2 MHz. Transition times of input waveforms are  $2 \pm 0.1$  ns between the 20% and 80% levels and are determined with no device in the socket.
  - B. The waveforms are monitored on an oscilloscope having the following characteristics:  $t_r \le 0.35$  ns,  $R_{in} = 50 \ \Omega$ . Input and output cables are equal lengths of  $50 \ \Omega$  coaxial cable.
  - $C.\ C_L$  includes jig capacitance
  - D. All address fines not under test must be biased to select a memory cell
  - E. Enable lines not under test must be at a low logic level.

FIGURE 6-TEST CIRCUIT