# F10181 • F10581

# 4-BIT ALU/FUNCTION GENERATOR

F10K VOLTAGE COMPENSATED ECL


**DESCRIPTION** — The F10181 and F10581 are high-speed arithmetic logic units capable of performing 16 logic operations and 16 arithmetic operations on two 4-bit words. Full internal carry is incorporated for ripple through operation.


Arithmetic/logic operations are selected by applying the appropriate binary word to the select inputs (S<sub>0</sub> through S<sub>3</sub>) as indicated in the tables of arithmetic/logic functions.

Group carry propagate (P) and carry generate (G) are provided to allow fast operations on very long words using a second order lookahead. The internal carry is enabled by applying a LOW level voltage to the Mode Control input (M).


When used with the F10179, full carry lookahead, as a second order lookahead block, the F10181 provides high speed arithmetic operations on very long words.

- VOLTAGE COMPENSATED—INSENSITIVE TO POWER SUPPLY VARIATIONS AND GRADIENTS
- OPEN EMITTER-FOLLOWER OUTPUTS
- SEPARATE VCC PINS TO ELIMINATE NOISE COUPLING
- INTERNAL 50 kΩ (NOMINAL) INPUT PULL-DOWN RESISTORS—UNUSED INPUTS MAY BE LEFT OPEN









7-107

### FAIRCHILD ECL • F10181 • F10581

#### PIN NAMES

$A_n$ , $B_n$	Operand Inputs	М	Mode Control
Fn	Function Outputs	C <sub>4</sub>	Carry Out
Sn	Select Inputs	G	Carry Generate
C <sub>0</sub>	Carry In	P	Carry Propagate

#### LOGIC FUNCTIONS

				OUTPUT FUNCTION F					
FUNCTION SELECT				M = HIGH (Logic Mode)	M = LOW (Arithmetic Mode)				
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	C <sub>0</sub> = H or L	C <sub>0</sub> = LOW	C <sub>0</sub> = HIGH			
	L L L	LLHH	HLH	Ā Ā + B Ā + B HIGH	A A plus AB A plus AB A plus AB A plus A (2 times A)	A plus 1 A plus AB plus 1 A plus AB plus 1 A plus A plus 1			
L L L	H H H	L H H	LHLH	ĀB B Ā⊕B A+B	A + B (A + B) plus AB A plus B (A + B) plus A	(A + B) plus 1 (A + B) plus AB plus 1 A plus B plus 1 (A + B) plus A plus 1			
H H H	L L L	L H H	LHLH	ĀB A⊕B B A + B	$A + \overline{B}$ A minus B minus 1 $(A + \overline{B})$ plus AB $(A + \overline{B})$ plus A	$(A + \overline{B})$ plus 1 A minus B $(A + \overline{B})$ plus AB plus 1 $(A + \overline{B})$ plus A plus 1			
H H H	н н н	L H H	L H L	LOW AB AB A	minus 1 (2's complement) AB minus 1 AB minus 1 A minus 1	Zero AB AB A			

## DC CHARACTERISTICS: VEE = -5.2 V, VCC = GND

SYMBOL	CHARACTERISTIC	LIMITS				_	
	OHARACTERISTIC	В	TYP	Α	UNITS	TA	CONDITIONS
Ιн	Input Current HIGH				μА	25°C	VIN = VIHA
	Pin M			200	'		"" ""
	Pins A3, A2, A1, A0			220	ŀ		
	Pins B3, B2, B1, B0	1		245			
ſ	Pins S3, S2, S1, S0			265			1
	Pin C0			290			
IEE	Power Supply Current	- 145	- 110		mA	25°C	Inputs Open

#### AC CHARACTERISTICS: TA = 25 °C LIMITS CONDITIONS OUTPUT UNITS SYMBOL CHARACTERISTIC В TYP Α See Figure 1 Propagation Delay, C-C4 5.0 $A_0$ , $A_1$ , $A_2$ , $A_3 = +1.11 \text{ V}$ tPHL, tPLH 1 1.1 3 1 ns tTHL,tTLH Transition Time, C4 1 1.0 2.0 3.0 ns Other Inputs = + 0.31 V 2.0 4.5 7.0 $A_0$ , = + 1.11 V Propagation Delay, C-F1 ns tPHL, tPLH 1 Transition Time, F<sub>1</sub> 3.0 5.0 Other Inputs = + 0.31 V tTHL,tTLH 1 1.5 ns tPHL,tPLH Propagation Delay, A1 - F1 1 3.0 6.5 10.0 All inputs = +0.31 VTransition Time, F<sub>1</sub> 3.0 5.0 ns 1 1.5 tTHL,tTLH tPHL,tPLH Propagation Delay, A1 - P 20 5.0 6.5 ns $S_0$ , $S_3$ , = + 1.11 V Other Inputs = + 0.31 V Transition Time, P 2.0 3.5 1 1 1 ns tTHL,tTLH tPHL,tPLH Propagation Delay, A1 - G 1 2.0 4.5 7.0 ns $A_0$ , $A_2$ , $A_3$ , C = +1.11 VTransition Time, G Other Inputs = + 0.31 V 1 1.5 4 0 5.0 tTHL,tTLH Propagation Delay, A<sub>1</sub> - C<sub>4</sub> 1 2.0 5.0 7.0 A<sub>0</sub>, A<sub>2</sub>, A<sub>3</sub>, C + 1.11 V tPHL, tPLH ns Transition Time, C4 1 1.0 2.0 3.0 ns Other inputs = + 0.31 V tTHL,tTLH 8.0 11.0 $S_3$ , C = + 1.11 VtPHL,tPLH Propagation Delay, B1 - F1 1 3.0 ns tTHL,tTLH Transition Time, F<sub>1</sub> 1 1.5 3.5 5.0 ns Other Inputs = + 0.31 V 2.0 $S_1, A_1, = +1.11 V$ Propagation Delay, B<sub>1</sub> - P 1 6.0 7.5 ns tPHL,tPLH Other Inputs = +0.31 V Transition Time, P 1 1.1 20 3.5 ns tTHL,tTLH Propagation Delay, B<sub>1</sub> - G 2 2.0 6.0 8.0 $S_3$ , C = + 1.11 VtPHL,tPLH ns Transition Time, G 2 3.0 5.0 Other Inputs = + 0.31 V tTHL,tTLH 1.5 ns 2 2.0 $S_3$ , C = + 1.11 VPropagation Delay, B1 - C4 6.0 8.0 ns tphi,tpi H Other Inputs = + 0.31 V tTHL,tTLH Transition Time, C4 2 1.0 2.0 3.0 ns Propagation Delay, M - F1 10.0 tPHL,tPLH 1 3.0 6.5 ns All inputs = +0.31 VtTHL,tTLH Transition Time, F<sub>1</sub> 1 1.5 4.0 5.0 ns $A_1, B_1, = +1.11 V$ Propagation Delay, S1 - F1 2 10.0 tPHL,tPLH 3.0 6.5 ns tTHL,tTLH Transition Time, F<sub>1</sub> 2 1.5 3.0 5.0 ns Other Inputs = + 0.31 V tPHL,tPLH Propagation Delay, S1 - P 1 2.0 6.0 8.0 ns $A_3$ , $B_3$ , = + 1.11 VOther Inputs = + 0.31 V Transition Time, P 1 1.1 3.0 5.0 ns tTHL,tTLH Propagation Delay, S1 - C4 2.0 6.0 9.0 $A_3$ , $B_3$ , = + 1.11 V tPHL, tPLH 1 ns Transition Time, C4 3.0 Other Inputs = + 0.31 V tTHL,tTLH 1 1.1 5.0 ns Propagation Delay, S1 - G 1 20 6.0 9.0 $A_3$ , $B_3$ , = + 1.11 V tPHL,tPLH ns

#### AC TEST CIRCUIT AND WAVEFORMS


3.0

6.0

ns

0.8


1



Transition Time, G

tTHL,tTLH

 $R_T = 50 \ \Omega$  termination of scope  $L_1 = L_2 = 50 \ \Omega$  transmission lines Decoupling 0.1  $\mu F$  from VCC and VEE to gnd



Other Inputs = + 0.31 V

Fig. 1

7-109