



80C51 Block Diagram





80C51 Memory





8051 Memory

- The data width is 8 bits
- Registers are 8 bits
- Addresses are 8 bits
 - i.e. addresses for only 256 bytes!
 - PC is 16 bits (up to 64K program memory)
 - DPTR is 16 bits (for external data up to 64K)
- C types
 - char 8 bits <-- use this if at all possible!</p>
 - short 16 bits
 - I int 16 bits
 - I long 32 bits
 - I float 32 bits
- C standard signed/unsigned

Accessing External Memory




Figure 4. Executing from External Program Memory





Figure 5. Accessing External Data Memory

5

Synopsys DW8051



Program Memory

- Program and Data memory are separate
- Can be internal and/or external
 - Small program memory can be implemented on chip
- Read-only
 - Instructions
 - Constant data

```
char code table[5] = {\1',\2',\3',\4',\5'};
```

Compiler uses instructions for moving "immediate" data

External Data Memory

- External Data xdata
 - Resides off-chip
 - Accessed using the DPTR and MOVX instruction
 - We will use xdata if necessary for external memory
 - We will use the SMALL memory model
 - l all data is on-chip
 - limited to only ~128 bytes of data!

Internal Data Memory

- Internal data memory contains all the processor state
 - Lower 128 bytes: registers, general data
 - Upper 128 bytes:
 - indirectly addressed: 128 bytes, used for the stack (small!)
 - I directly addressed: 128 bytes for "special" functions




Figure 6. Internal Data Memory




Figure 7. Lower 128 Bytes of Internal RAM

Lower 128 bytes

- Register banks, bit addressable data, general data
 - you can address any register!
 - let the C compiler deal with details (for now)




Figure 3. 128 Bytes of RAM Direct and Indirect Addressable

10

Data Memory Specifiers

- "data" first 128 bytes, directly addressed
 - the default
- "idata" all 256 bytes, indirectly addressed (slower)
- "bdata" bit-addressable memory
 - 16 bytes from addresses 0x20 to 0x2F
 - 128 bit variables max

```
bit flag1, flag2;
flag1 = (a == b);
```

can access as bytes or bits

```
char bdata flags;
sbit flag0 = flags ^ 0; /* use sbit to "overlay" */
sbit flag7 = flags ^ 7; /* ^ specifies bit */
flags = 0; /* Clear all flags */
flag7 = 1; /* Set one flag */
```

Upper 128 bytes: SFR area

Table 1. AT89LV55 SFR Map and Reset Values	Table 1.	AT89LV55	SFR Map and	Reset Values
--	----------	----------	-------------	--------------

	**********	or remark and						
0F8H								0FFH
0F0H	B 00000000							0F7H
0E8H								0EFH
0E0H	ACC 00000000							0E7H
OD8H								0DFH
ODOH	PSW 00000000							0D7H
0C8H	T2CON 00000000	T2MOD XXXXXX00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000		0CFH
0C0H								0C7H
0B8H	IP XX000000							0BFH
овон	P3 11111111							0B7H
0A8H	0X000000							0AFH
OAOH	P2 11111111							0A7H
98H	SCON 00000000	SBUF XXXXXXXX						9FH
90H	P1 11111111							97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000		8FH
80H	P0 11111111	SP 00000111	DPL 00000000	DPH 00000000			PCON 0XXX0000	87H

Table 1. 80C51 Special Function Registers

			L								
SYMBOL	DESCRIPTION	DIRECT	BIT AL	BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION MSB	SYMBOL	., OR AL	IERNAI	VE POR	FUNCT	ION LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	Ш	E0	H00
B*	B register	FOH	F7	F6	F5	F4	F3	F2	Ε	F0	H00
DPTR	Data pointer (2 by- tes)										
DPH	Data pointer high	83H									H00
DPL	Data pointer low	82H									H00
			AF	AE	AD	AC	AB	AA	A9	A8	
Ē	Interrupt enable	A8H	EA	_	ı	ES	ET1	EX1	ETO	EX0	0x000000B
			ВF	BE	BD	BC	BB	BA	B9	B8	
<u>*</u>	Interrupt priority	В8Н	-	_	-	PS	PT1	PX1	PT0	PX0	xx000000B
			28	86	ж 4	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			26	96	95	94	93	92	91	06	
P1*	Port 1	H06	,	-	١	-	1	ı	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	FA.	AO	
P2*	Port 2	A0H	A15	A14	A13	A12	A11	A10	9A	A8	FFH
			R7	ä	R.	RA	B3	83	Æ	RO	
i		i	à	8	3 [5	3	3	5 1	3	i
P3*	Port 3	ВОН	RD	WR	Τ1	T0	INT1	INTO	TxD	Rxd	HH
PCON1	Power control	87H	SMOD	1	ı	ı	GF1	GF0	PD	IDL	0xxxxxxB
			2	S	Ž	2	2	2	Ž	2	
3		-	ā ā	3	3 2	5 2	3	3 3	5	3	-
W C	Program status word	100	5	AC.	2	HSI	HSO	ò	ı	L	100
2000	Serial data buller	L	н	Ä	G	ç	g	Φb	8	86	XXXXXXXX
SCON*	Serial controller	H86	SMO	SM1	SM2	REN	TB8	RB8	=	R	H00
SP	Stack pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON	Timer control	H88	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
H 유	Timer high 0	8CH									Н00
王	Timer high 1	8DH									H00
TL0	Timer low 0	8АН									Н00
17	Timer low 1	8BH									H00
TMOD	Timer mode	H68	GATE	C/T	M	MO	GATE	CΛ	M	MO	H00

Accessing SFRs

- The interesting SFRs are bit-addressable
 - addresses 0x80, 0x88, 0x90, . . . , 0xF8
- SFRs can be addressed by bit, char or int


```
sbit EA = 0xAF; /* one of the interrupt enables
sfr Port0 = 0x80; /* Port 0 */
sfr16 Timer2 = 0xCC; /* Timer 2 */
sbit LED0 = Port1 ^ 2; /* Define a port bit */

EA = 1; /* Enable interrupts */
Port0 = 0xff; /* Set all bits in Port 0 to 1
if (Timer2 > 100) . . .
LED0 = 1; /* Turn on one bit in Port 2 */
```


Ports

- Port O external memory access
 - low address byte/data
- Port 2 external memory access
 - high address byte
- Port 1 general purpose I/O
 - pins 0, 1 for timer/counter 2
- Port 3 Special features
 - 0 RxD: serial input
 - 1 TxD: serial output
 - 2 I NTO: external interrupt
 - 3 I NT1: external interrupt
 - 4 T0: timer/counter 0 external input
 - 5 T1: timer/counter 1 external input
 - 6 WR: external data memory write strobe
 - 7 RD: external data memory read strobe


Ports




a. Port 0 Bit



c. Port 2 Bit



b. Port 1 Bit



d. Port 3 Bit

Ports

- Port 0 true bi-directional
- Port 1-3 have internal pullups that will source current
- Output pins:
 - Just write 0/1 to the bit/byte
- I nput pins:
 - Output latch must have a 1 (reset state)
 - Turns off the pulldown
 - pullup must be pulled down by external driver
 - Just read the bit/byte

Program Status Word

- Register set select
- Status bits





Figure 10. PSW (Program Status Word) Register in 80C51 Devices

Instruction Timing

- One "machine cycle" = 6 states (S1 S6)
- One state = 2 clock cycles
 - One "machine cycle" = 12 clock cycles (DW8051: 4 clocks)
- Instructions take 1 4 cycles
 - e.g. 1 cycle instructions: ADD, MOV, SETB, NOP
 - e.g. 2 cycle instructions: JMP, JZ
 - 4 cycle instructions: MUL, DIV

Instruction Timing



Timers

- Base 8051 has 2 timers
 - we have 3 in the DW8051
- Timer mode
 - Increments every machine cycle (4 or 12 clock cycles)
- Counter mode
 - I ncrements when TO/T1 go from 1 0 (external signal)
- Access timer value directly
- Timer can cause an interrupt
- Timer 1 can be used to provide programmable baud rate for serial communications
- Timer/Counter operation
 - Mode control register (TMOD)
 - Control register (TCON)

Mode Control Register (TMOD)

- Modes 0-3
- GATE allows external pin to enable timer (e.g. external pulse)
 - O: I NT pin not used
 - 1: counter enabled by INT pin (port 3.2, 3.3)
- C/T indicates timer or counter mode




Figure 6. Timer/Counter Mode Control (TMOD) Register

Timer/Counter Control Register (TCON)

- TR enable timer/counter
- TF overflow flag: can cause interrupt
- IE/IT external interrupts and type control
 - not related to the timer/counter






Figure 8. Timer/Counter Control (TCON) Register

Timer/Counter Mode 0




Timer/Counter Mode 2

8-bit counter, auto-reload on overflow



Timer/Counter Mode 3

- Applies to Timer/Counter 0
- Gives an extra timer



Interrupts

- Allow parallel tasking
 - Interrupt routine runs in "background"
- Allow fast, low-overhead interaction with environment
 - Don't have to poll
 - I mmediate reaction
- An automatic function call
 - Easy to program
- 8051 Interrupts
 - Serial port wake up when data arrives/data has left
 - Timer 0 overflow
 - Timer 1 overflow
 - External interrupt 0
 - External interrupt 1

Interrupt Vector

- For each interrupt, which interrupt function to call
- In low program addresses

```
0x00 - Reset PC address
```

0: 0x03 - External interrupt 0

1: $0 \times 0 B$ - Timer 0

2: 0x13 - External interrupt 1

3: 0x1B - Timer 1

4: 0x23 - Serial line interrupt

- Hardware generates an LCALL to address in interrupt vector
- Pushes PC (but nothing else) onto the stack
- RETI instruction to return from interrupt

Writing Interrupts in C

- The C compiler takes care of everything
 - Pushing/popping the right registers (PSW, ACC, etc.)
 - Generating the RTI instruction
 - No arguments/no return values

```
unsigned int count;
unsigned char second;

void timer0 (void) interrupt 1 using 2 {
   if (++count == 4000) {
      second++;
      count = 0;
   }
}
```

- Timer mode 2
- Reload value = 6

Timer Interrupts

- Wakeup after N clock cycles, i.e. at a specified time
- Wakeup every N clock cycles (auto reload)
 - Allows simple task scheduling
 - Clients queue function calls for time i
 - Interrupt routine calls functions at the right time
- Wakeup after N events have occurred on an input

Design Problem 1 - frequency counter

- Measure the frequency of an external signal
- Display as a number using the 7-segment display
 - e.g. number represents exponent of 2 or 10

Example Timer Setup

What does this setup do?

```
TMOD = 0x62; // 01100010;

TCON = 0x50; // 01010000;

TH1 = 246;

TH0 = 6;

IE = 0x8A; // 10001010;
```

Using the timers

```
void counterInterrupt ( void ) interrupt 3 using 1 {
     timeLow = TL0;
     TL0 = 0;
     timeHigh = count;
     count = 0:
     if (timeHigh == 0 && timeLow < 10) *ledaddress = 0x6f;
     else if (timeHigh == 0 && timeLow < 100) *ledaddress = 0x6b;
     else if (timeHigh < 4) *ledaddress = 0x02;
     else if (timeHigh < 40) *ledaddress = 0x04;
     else if (timeHigh < 400) *ledaddress = 0x08;
     else if (timeHigh < 4000) *ledaddress = 0x10;</pre>
     else if (timeHigh < 40000) *ledaddress = 0x20;
     else *ledaddress = 0xf0; // default
void timerInterrupt ( void ) interrupt 1 using 1 {
     count++;
```

Design Problem 2 - Measure the pulse width

- Problem: send several bits of data with one wire
 - Serial data
 - precise, but complicated protocol
 - Pulse width
 - precise enough for many sensors
 - simple measurement

Design Problem 3 - Accelerometer Interface

- Accelerometer
 - I Two signals, one for each dimension
 - Acceleration coded as the duty cycle
 - pulse-width/cycle-length
 - cycle time = 1ms 10ms (controlled by resistor)
 - 1ms gives faster sampling
 - 10ms gives more accurate data

Controlling Interrupts: Enables and Priority

	(MSB)							(LSB)			
	ĒΑ	Х	Х	ES ET1 EX1 ET0 EX0							
Sy	mbol	Positio	on Fu	ınction							
EΑ	τ.	IE.7	int ea er	Disables all interrupts. If $\overline{EA} = 0$, no interrupt will be acknowledged. If $\overline{EA} = 1$, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.							
		IE.6	Re	eserved	l.						
		IE.5	Re	eserved	l.						
ES	3	IE.4	int	Enables or disables the Serial Port interrupt. If ES = 0, the Serial Port interrupt is disabled.							
ET	1	IE.3	int	Enables or disables the Timer 1 Overflow interrupt. If ET1 = 0, the Timer 1 interrupt is disabled.							
EX	(1	IE.2		Enables or disables External Interrupt 1. If EX1 = 0, External Interrupt 1 is disabled.							
ET	0	IE.1	int	Enables or disables the Timer 0 Overflow interrupt. If $ET0 = 0$, the Timer 0 interrupt is disabled.							
EX	(0	IE.0		Enables or disables Exeternal Interrupt 0. If EX0 = 0, External Interrupt 0 is disabled.							
				SU00474							

Symbol Position Function IP.7 Reserved. IP.6 Reserved. IP.5 Reserved. PS IP.4 Defines the Serial Port interrupt priority level. PS = 1 programs it to the higher priority level. PT1 IP.3 Defines the Timer 1 interrupt priority level. PT1 = 1 programs it to the higher priority level. PX1 IP.2 Defines the External Interrupt 1 priority level. PX1 = 1 programs it to the higher priority level. PT0 IP.1 Enables or disables the Timer 0 Interrupt priority level. PT) = 1 programs it to the higher priority level. PX0 IP.0 Defines the External Interrupt 0 priority level. PX0 = 1 programs it to the higher priority level. SU00475

PS

Х

PT1

PX1

PT0

(LSB)

PX0

(MSB)

Х

Х

Figure 17. Interrupt Enable (IE) Register

Figure 18. Interrupt Priority (IP) Register

Interrupt Controls




Figure 19. Interrupt Control System

Interrupt Priorities

- Two levels of priority
 - Set an interrupt priority using the interrupt priority register
 - A high-priority interrupt can interrupt an low-priority interrupt routine
 - In no other case is an interrupt allowed
 - An interrupt routine can always disable interrupts explicitly
 - But you don't want to do this
- Priority chain within priority levels
 - Choose a winner if two interrupts happen simultaneously
 - Order shown on previous page

Re-entrant Functions

- A function can be called simultaneously be different processes
- Recursive functions must be re-entrant
- Functions called by interrupt code and non-interrupt code must be re-entrant
- Keil C functions by default are not re-entrant
 - Does not use the stack for everything
 - Use the reentrant specifier to make a function re-entrant

```
int calc (char i, int b) reentrant {
  int x;
  x = table[i];
  return (x * b);
}
```

External Interrupts

- Can interrupt using the INTO or INT1 pins (port 3: pin 2,3)
 - Interrupt on level or falling edge of signal (TCON specifies which)
 - Pin is sampled once every 12 clock cycles
 - for interrupt on edge, signal must be high 12 cycles, low 12 cycles
 - Response time takes at least 3 instuctions cycles
 - 1 to sample
 - 2 for call to interrupt routine
 - more if a long instruction is in progress (up to 6 more)