# **64-bit Hierarchical Carry Look Ahead Adder Design and Testing**

# 1. Objective

The purpose of this project is to design and test a 64-bit hierarchical Carry Look Ahead Adder (CLA) using Verilog HDL. The design will be simulated, synthesized, and implemented on a FPGA board.

### 2. RTL Design

### 2.1 Verilog Code for CLA

```
⊟module cla_4bit (
                           input [3:0] A, B, input Cin,
                                                                                       // 4-bit inputs
                                                                                      // Carry-in
// 4-bit sum
                            output [3:0] Sum,
                            output Cout,
                                                                                       // Carry-out
                                                                                      // Group Generate and Propagate
                           output G, P
                           wire [3:0] G_i, P_i;
wire [3:1] C;
                                                                                   // Generate and Propagate signals for each bit
                                                                                      // Internal carry signals
                           // Generate and Propagate calculations
                           assign G_i = A & B;
assign P_i = A ^ B;
                                                                                  // G_i = A_i AND B_i
// P_i = A_i XOR B_i
                           // Sum calculations
                           assign Sum[0] = P_i[0] ^ Cin;
assign Sum[1] = P_i[1] ^ C[1];
assign Sum[2] = P_i[2] ^ C[2];
assign Sum[3] = P_i[3] ^ C[3];
                           // Group Generate and Propagate
                           7/ of our definite and replaced in the replace
                  endmodule
module cla 16bit (
                input [15:0] A, B,
                                                                               // 16-bit inputs
                input Cin,
                                                                              // Carry-in
                                                                              // 16-bit sum
                output [15:0] Sum,
                                                                             // Carry-out
               output Cout
                                                                           // Group Generate and Propagate for each 4-bit block
               wire [3:0] G. P:
               wire [3:0] C;
                                                                               // Carry signals between the blocks
                // 4-bit CLA instances
               // 4-Dit CLA Instances


Cla_4bit CLA0 (.A(A[3:0]), .B(B[3:0]), .Cin(Cin), .Sum(Sum[3:0]), .Cout(), .G(G[0]), .P(P[0]));


cla_4bit CLA1 (.A(A[7:4]), .B(B[7:4]), .Cin(C[0]), .Sum(Sum[7:4]), .Cout(), .G(G[1]), .P(P[1]));


cla_4bit CLA2 (.A(A[11:8]), .B(B[11:8]), .Cin(C[1]), .Sum(Sum[11:8]), .Cout(), .G(G[2]), .P(P[2]));

cla_4bit CLA3 (.A(A[15:12]), .B(B[15:12]), .Cin(C[2]), .Sum(Sum[15:12]), .Cout(), .G(G[3]), .P(P[3]));
                // Carry calculations for 4-bit blocks
                assign C[0] = G[0] \mid (P[0] \& Cin);
                assign C[1] = G[1] | (P[1] & C[0]);
                assign C[2] = G[2] | (P[2] & C[1]);
               assign Cout = G[3] | (P[3] & C[2]);
     endmodule
⊟module cla_64bit (
               input [63:0] A, B,
                                                                                          // 64-bit inputs
                                                                                      // Carry-in
                  input Cin,
                                                                                         // 64-bit sum
                 output [63:0] Sum,
                                                                                           // Final carry-out
                output Cout
  L):
                 wire [3:0] C;
                                                                                            // Carry signals between the 16-bit CLA blocks
                 // 16-bit CLA instances
                Cla 16bit CLA0 (.A(A[15:0]), .B(B[15:0]), .Cin(Cin), .Sum(Sum[15:0]), .Cout(C[0])); cla 16bit CLA1 (.A(A[31:16]), .B(B[31:16]), .Cin(C[0]), .Sum(Sum[31:16]), .Cout(C[1])); cla 16bit CLA2 (.A(A[47:32]), .B(B[47:32]), .Cin(C[1]), .Sum(Sum[47:32]), .Cout(C[2])); cla 16bit CLA3 (.A(A[63:48]), .B(B[63:48]), .Cin(C[2]), .Sum(Sum[63:48]), .Cout(Cout));
     endmodule
```

#### 2.2 RTL Schematic








#### 3. Simulation Results

#### 3.1 Testbench

```
VSIM 4> run -all
                                                  10000, a = 00000000000000001, b = 0000000000000001, cin = 0, sum = 0000000000000002, cout = 0
20000, a = 000000000000000ff, b = 000000000000001, cin = 0, sum = 0000000000000000, cout = 0
30000, a = ffffffffffffffff, b = 000000000000001, cin = 0, sum = 00000000000000, cout = 1
40000, a = aaaaaaaaaaaaaaa, b = 55555555555555, cin = 0, sum = fffffffffffffff, cout = 0
# At time
# At time
 # At time
 # At time
# At time
# At time
                                                   50000, a = ffffffffffffffff, b = 000000000000000f, cin = 1, sum = 000000000000000, cout = 1 60000, a = 000000000000000, b = 00000000000000, cin = 1, sum = 00000000000001, cout = 0
                                       70000, a = 123456789abcdef0, b = 0fedcba987654321, cin = 1, sum = 2222222222222212, cout = 0
80000, a = 0000ffff0000ffff, b = ffff0000ffff0000, cin = 0, sum = ffffffffffffffff, cout = 0
: D:/CSE/STM/Projects/CA_LAB1/tb_cla_64bit.v(41)
 # At time
 # At time
    ** Note: (stop : D:/CSE/STM/Projects/CA_LABI/tb_cla_64bi
Time: 90 ns Iteration: 0 Instance: /tb_cla_64bit
Break at D:/CSE/STM/Projects/CA_LABI/tb_cla_64bit.v line 41
view -pew wave...
  Ln#
               parameter N = 64; // 64-bit inputs
               reg [N-1:0] a;
reg [N-1:0] b;
reg cin;
    10
11
12
13
14
15
16
17
18
19
               // Outputs
wire [N-1:0] sum;
wire cout;
            // Instantiate the Unit Under Test (UUT)

cla_64bit uut (
    .A(a),
    .B(b),
                      .Cin(cin)
                      .Sum (sum)
    20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
40
41
42
43
                      .Cout(cout)
            initial begin
                   // Initialize Inputs
a = 0;
b = 0;
                     // Add more test cases as needed
#10 %stop; // Stop the simulation
    44
45
46
47
48
49
50
                                  or("At time %t, a = %h, b = %h, cin = %b, sum = %h, cout = %b", %time, a, b, cin, sum, cout);
               end
                endmodule
₩ Wave × Dataflow × Wave1 × Mary cla_4bit.v × Mary tb_cla_64bit.v × Wave2 ×
```

#### 3.2 Waveforms




## 4. FPGA Synthesis and Implementation

### **4.1 Target Board**

- FPGA Board: 5CSXFC5D6F31

#### **4.2 Utilization Results**



# **4.3 Timing Report**

