CoCo3FPGA

Users Guide for Version 5.X

For MiSTer

**Introduction**

CoCo3FPGA is a Verilog/VHDL implementation in a programmable FPGA of a Tandy / Radio Shack Color Computer 3 (CoCo3). It gives a super set of the functionality of the original CoCo3.

CoCo3FPGA version 5.x is implemented into MiSTer. The external 128MB ram board is required for functionality.

This full release of CoCo3FPGA includes the programming files, .RBF, for MiSTer. It also includes the Verilog/VHDL source code.

**Processor**

The CoCo3 came with a Motorola 6809 processor. The default speed was 0.89 MHz and it had software programmable setting to double the speed to 1.78 MHz. CoCo3FPGA also runs at the default 0.89 MHz. and has the same double speed.

Through the MiSTer’s ‘On Screen Display’ (OSD), there are additional “Turbo” speeds of 3.58 MHz and 7.16 Mhz selectable. Other versions of CoCO3FPGA have run at 25 MHz, but the MiSTer version uses SDRAM and acheiving that is not possible in the present hardware. In the 7.16 Mhz Turbo mode it is possible a few CPU cycles will be delayed for video read cycles. Additionally, the disk controller cannot be accessed. (This may be addressed in hardware in a future release)

Note: To use these higher speed “Turbo” modes, they must be selected in the MiSTer OSD and the high-speed poke must be executed. Normal speed operation is no affected and remains at 0.89 MHz.

The 6809 logic core, CPU09, has been borrowed from the System09 on opencores.com. The author is John Kent. It is not cycle accurate to the Motorola 6809. The crude measurements taken from me and helpers on the web show this CPU to be approximately 15% faster than the original 6809. But not all instructions are completed faster than the 6809. This is a benefit for most applications, but a hindrance for others. If the application was written with tight timing requirements, then it will probably fail under CoCo3FPGA.

**ROM / RAM**

The ROMs for CoCo3FPGA are the original CoCo3 ROMs with no modification. The CoCo3 ROMs should be loaded into the games/coco3 area of MiSTer as boot roms as follows:

**ROM CONTENTS MiSTer Filename SIZE**

CoCo3 romboot0.rom 32KB

Extended Disk Basic romboot1.rom 8KB

Orch 90 romboot2.rom 8KB

These files MUST be present at the time of selection of the ‘core’ inside MiSTer’s OSD. The first activity is loading these files into the core. Without them present - you will be presented with a blank screen.

The original CoCo3 came equipped with 128K of Dynamic RAM. There was an upgrade available for 512K. Several third-party vendors sold upgrades to 1Meg or even greater.

The CoCo3FPGA on MiSTer comes set with 2MB of SDRAM. (Future releases may allow selection of more or less ram)

The Block Copy feature of the CoCo3FPGA in other implementations is not presently supported.

**MPI Slots**

The original CoCo3 included a single slot to plug in additional Program PAKs. An optional Multi-PAK Interface (MPI) upgraded the system to a total of 4 PAKs. The MPI has been implemented into the CoCo3FPGA. The MPI is controlled functionally through the MiSTer OSD. The menu item is called ‘Multi-Pak Slot:’ and it contains options as follows:

Slot 1 holds the Orchestra 90CC ROM. The sound interface hardware is also implemented. The 8K ROM should be loaded on boot as ‘boot2.rom’. If the orchestra 90CC ROM is not wanted, it can be replaced with any 8K ROM.

Slot 2 is not used but implemented and may be selected via programming. No options appear in the OSD for this selection.

Slot 3 contains the ‘blank’ cartridge slot which can be loaded through MiSTer’s GUI. Note: upon first boot if no cartridge is loaded then Extended Color Basic is loaded. If Disk Basic has ever been selected it will persestantly show up until the core is rebooted.

Slot 4 is used for the Disk BASIC ROM and disk interface. The CoCo3 Disk BASIC ROM should be loaded upon boot via ‘boot1.rom’.

Note - each time a different option is selected for the ‘Multi-Pak Select’ the core will perform a programmed reboot of the coco by displaying the Easter Egg for a fraction of a second, then a reset.

A feature added to CoCo3FPGA is the ability to disable the interrupt signal that causes a PAK ROM to auto-start in slots 1 and 3. Slots 4 is disk controller slots, so no auto-start interrupts are implemented for these slots. By turning ‘Disable Interrutps’ to the On position in the OSD Debug menu, the auto-start interrupt is disabled.

**Multiple Cartridge ROM System**

Not used in this implementation.

**Flash Programming**

Not used in this implementation.

**Memory Map**

The memory map for the lower 512K RAM memory is exactly the same as the original CoCo3. Most of the hardware IO page is identical to the original CoCo3.

**Keyboard, CPU RESET, and CoCo3 Easter Egg**

The CoCo3 includes a 57 key keyboard. CoCo3FPGA uses a PS/2 keyboard that emulates the original 57 key keyboard. There is no additional software needed and all the original CoCo3 programs will work without modification. The keyboard layout is not the same between the original keyboard and the PS/2 keyboard. CoCo3FPGA translates the PS/2 key layout to the CoCo3 layout. So when you push a [shift] 8 on the PS/2 keyboard, CoCo3FPGA will display a “\*” on the display. Pushing the [shift] 8 key on a CoCo3 will display a “(” on the screen. Whatever key you push on the keyboard comes up as what is labeled on the keyboard. No need to memorize the CoCo3 layout. One the CoCo3 keyboard, a Shift – 0 is used to toggle shift lock. A Shift – 0 on a PS2 keyboard is the ) key. The PS2 does contain a caps lock key. This key has been programmed to output a Shift – 0 to toggle the shift lock.

Because some PS2 keyboards put out initialization characters after first power up, the keyboard is ignored for less than a seconds after any type of RESET. CoCo3FPGA will not accept any keyboard input for this short time after any system RESET. An additional feature of the keyboard interface is a CPU RESET. Inspired from the PC, hitting the keyboard combination Ctrl-Alt-Del will send a RESET signal to the CPU. The DE-1's push button 3 will also assert the CPU RESET.

The CPU RESET can also be asserted by using the keyboard combination Ctrl-Alt-Ins. This combination also triggers the CoCo3 Easter Egg. An additional way to trigger the Easter Egg is to push button 0 while asserting RESET. An additional method through the OSD can display the Easter Egg. Simply select ‘Easter Egg’ and it will be displayed until you select ‘Reset’ from the OSD or type <ctrl> <alt> <del>. Displaying the Easter Egg is a good way to do a cold RESET on the CoCo3 system. When the RESET button is pushed while the system is displaying the Easter Egg, the CoCo3 is booted as if the system is first powered up. A automated ‘Cold Boot’ is also available on the OSD which will display the ‘Easter Egg’ for a fraction of a second, then execute another reset.

NitrOS-9 does a few things differently with the keyboard. This will be discussed later in this document.

**Video**

[needs a significant re-write]

The MiSTer system includes a DB-15 Video connector for use with a VGA monitor. The standard video modes of the CoCo3 are displayed as a 640 x 480 60 Hz VGA video mode. Each horizontal video mode is upscale to fit into the VGA video resolution. Every CoCo3 video mode scan line is represented by two scan lines on the VGA monitor. The VGA 640x480 60 Hz video mode timing is similar to but not exactly the same as the original CoCo3 timing. The pixel clock rate is 25 MHz (40 nS). And each scan line is 800 pixels across including the times for horizontal blanking and sync. This means that the horizontal sync pulse is 32 uS apart. The standard CoCo3 sync is 63.5 uS apart. But because each CoCo3 scan line is two lines on the VGA screen, every other sync pulse is invisible to the interrupt and timing circuitry. This gives an effective sync rate

of 64 uS. The vertical time is also similar but not identical. Each frame consists of 521 scan lines including the vertical blanking and sync times. This gives a vertical sync pulse every 16.672 mS. The standard CoCo3 has a vertical sync time of 16.667 mS.

The palette registers of the CoCo3 are implemented. The CoCo3 6 bit, 2 bits per color, palette registers have been extended to 12 bits, 4 bits per color, on CoCo3FPGA. With the extra 2 bits per color, a total of 12 bits, allows up to 4096 different color combinations. When writing to the original palette registers, the additional 6 bit registers are written with the same data. This ensures total compatibility with the original CoCo3 palette registers. The additional lower order 2 bits per color can be written separately by writing to the original palette location with bit 7 of the data set to 1. Even though, the palette registers have been increased in depth, there is still a limitation of 16 palette registers so the maximum number of colors that can be displayed at the same time using the palette registers is 16.

To get around the 16 color limitation, a 256 color mode has been added to the CoCo3FPGA. In a CoCo3, address $FF99 bits 0 and 1 sets the maximum number of colors for graphics modes. Only three of the four settings are used, with the other left as undefined. By setting this undefined combination (both bits 1), the CoCo3FPGA turns on the 256 color mode. The CoCo3 has a maximum of 160 bytes / scan line. With this limitation, the maximum horizontal resolution with 256 colors is 160 pixels. The CoCo3FPGA's maximum has been extended to 640 bytes / scan line allowing a 640 pixel 256 color mode. The default color definitions for the 256 color mode in the CoCo3FPGA are different than the ones defined in the rumored 256 color mode in the CoCo3. CoCo3FPGA uses six bits of color (two bits for each primary color) and two bits of intensity. The lower six bits are defined just like a palette register. But the upper two bits are used as a multiplier for these colors. The multiplier works on all three primary colors.

Bit 7 Bit 6 Multiplier

0 0 2

0 1 3

1 0 4

1 1 5

These values were chosen to allow the maximum flexibility in displayed colors. The multipliers 0 and 1 were not used. A multiplier of 0 means Black. Black can be obtained by setting all the color bits to 0. If the colors are all set to 0. the Multiplier does not make any difference. This means there are four versions of Black. This limits the actual number of colors that can be displayed to 252.

The default 256 colors are contained in an internal RAM block in the FPGA. Because they are in RAM, they can be changed. This means the 256 color palette can be changed. To change one of the 256 colors, write the desired 12 bit color data into Palette 0. Then write the color number that is to be changed into IO address $FF7E. The color contain in Palette 0 will be written into the 256 color RAM at the address specified in IO location $FF7E.

As previously mentioned, the number of bytes / scan line has been extended to 640 bytes. The register that contains the settings is fully occupied. The additional bit has been added to a register that is previously unused, register $FF98 bit 6.

$FF98 $FF99

Bit 6 Bits 4-2 Bytes / Scan Line

0 000 16

0 001 20

0 010 32

0 011 40

0 100 64

0 101 80

0 110 128

0 111 160

1 000 256

1 001 320

1 010 512

1 011 640

All the standard modes of the CoCo3 are supported with the CoCo3FPGA. The CoCo3FPGA has several features not available with the CoCo3. As previously documented, each CoCo3 is really 2 scan lines on the CoCo3FPGA. Because of this duplicate line, a new feature has been added, a double vertical resolution mode. Register $FF99 bit 7 is undefined in the CoCo3. CoCo3FPGA defines this bit as double vertical mode. When this bit is set to 1, CoCo3FPGA no longer draws each CoCo3 line two times. It draws it only once. This allows twice the number of lines to be displayed on the screen. Every text and graphics mode is changed by this bit. The maximum number of lines goes from the CoCo3’s 225 to 450. Of course, the memory used in this mode is doubled. Careful selection of video buffer location and size are needed to utilize this new mode. The amount of memory need to display the maximum resolution of 640x450 with 256 colors is 288,000 bytes. This is more than half the normal available memory.

The only Semi-graphics (SG) mode supported with the CoCo3 was SG4. CoCo3FPGA supports all the original Semi-graphics modes supported by the Color Computer 1 and 2. In most cases, software written using the Semi-Graphics will run with out any modification. The one caveat is SG6. On the CoCo3, the settings bit used to enable SG6 was re-tasked to enable lower case text. To get around this limitation, a switch on the DE-1 is used, SW5. If a program is run that uses the SG6 mode, turn on SW5. Because the original setting bit enables lower case text, any program written to run with SG6 can also display lower case text. Most Semi-graphics modes disallowed using text on the same screens. This limitation is gone with CoCo3FPGA. All Semi-graphics modes will now display text. Modes SG8, SG12, and SG24 modes use multiple lines of memory to display 12 line of graphics. To display a full text characters in these modes, the text will need to be duplicated on each line. As an example, SG8 uses 4 lines of memory to display the 12 lines of a text character. To display text, the characters to be displayed will need to be duplicated on all 4 lines. One thing to remember, SG modes require the high bit of memory to be set. The text on the same line will have the high bit cleared.

**Floppy Interface**

[needs a significant re-write]

The original floppy hardware is emulated on the CoCo3FPGA. The physical floppy is replaced with a co-processor that speaks DriveWire over the serial port that communicates with a file server. The 6502 co-processor was borrowed from the T65 project on opencores.org. The author is Daniel Wallner. The server program is DriveWire written by Aaron Wolfe. The floppy disk emulator does not need any special software to work. All software tested that works with the CoCo3 FDD controller has worked with this floppy interface.

The speed of the serial port is controlled by slide switches SW7 and SW8.

The specification for the RS232 Level converters on the DE-1 board states they will work up to 250,000 baud. But these have been used successfully at the 460800 baud speeds with no problems seen. It will not work at the 921600 baud speeds. The UART output signals for the DriveWire interface can be switched with the signals of the UART for the RS232 PAK. See the section on the RS232 PAK for more specifics. By turning on SW9, and using the RS232 PAK hardware, the 921,600 baud speed can be utilized.

**RS232 PAK**

The RS232 PAK is implemented in CoCo3FPGA. The Terminal program form the PAK is not implemented, but can be loaded if needed. But there are much better terminal programs available for both Disk BASIC and NitrOS-9.

[needs a significant re-write]

**Sound**

The original CoCo3 sound is implemented using the MiSTer system sound hardware. Plug in a set of headphones or speakers to hear the sound. The volume is loud, so a volume control is mandatory when listening. Along with the original CoCo3 sound, the Orchestra-90 sound is also implemented using the same hardware. No additional setup is needed to listen to the sound from the Orchestra-90CC. The Orchestra-90CC sound hardware has been extended to give 16 bit sound. The normal 8 bit sound interface uses two addresses to program, $FF7A for left channel and $FF7B for the right. CoCo3FPGA uses two additional addresses to extend the two 8 bit registers to 16 bits. Addresses $FF7C is the lower 8 bits for the left channel and $FF7D for the right channel. Writing into $FF7C and $FF7D only buffer the data. It is actually written into the sound hardware registers when the accompanying most significant 8 bit address is written. This means the data written into $FF7C does not take affect until data is written into $FF7A. The same is true for the data written into $FF7D only takes affect when $FF7B is written.

**Joysticks**

[needs a significant re-write]

Joystick ports have been developed for CoCo3FPGA. The analog board previously mentioned includes two CoCo3 analog joysticks. The standard Joystick interface supports 6 bit resolution. A higher resolution version of the joystick interface is available. Using 8 bytes of the IO space, each Joystick can have 12 bits of resolution. Unlike the Tandy Hi-Res joystick interface, heavy CPU utilization is not needed for the A/D conversion. The Joystick can be read directly from these IO locations:

Address Data

$FF60 Right Y High 8 bits   
$FF61 Right Y Low 4 bits + 4 bits of 0   
$FF62 Right X High 8 bits   
$FF63 Right X Low 4 bits + 4 bits of 0   
$FF64 Left Y High 8 bits   
$FF65 Left Y Low 4 bits + 4 bits of 0   
$FF66 Left X High 8 bits   
$FF67 Left X Low 4 bits + 4 bits of 0

**Revision Bytes**

To determine which revision of CoCo3FPGA is running, two previously unused bytes have been programmed with a revision number. The 6809 CPU uses $FFF2 - $FFFF for RESET and Interrupt vectors. The two bytes $FFF0 and $FFF1 now hold the revision in a hex format.

$FFF0, bits 7-4 Major Revision

$FFF0, bits 3-0 Minor Revision

$FFF1, bits 7-4 Implementation, 0000 = DE1, 0001 = DE2-115, 0010 = MiSTer

$FFF1, bit 3 Analog board, 0=Gary's (or none), 1=Ed's

$FFF1, bits 2-0 Max Memory Size, 000 = 128K, 001 = 512K, 1M or 2M, 010 = 5 Meg

Previous to CoCo3FPGA revision 3.0.0.1, these two bytes hold all 0.

**NitrOS-9 Special Features**

[needs a significant re-write]

**Floppy Interface**

The standard FDD controller has some additional features that will not be supported by normal software. Some support is available using the standard FDD driver for NitrOS-9. One feature is the number of tracks that can be set. There are several types of 5.25” floppy disks most supporting 35, 40, up to 80 tracks. Using the CoCo3FPGA, a total of 256 tracks can be implemented using the standard register to program the tracks. This “double sided floppy image” can contain over 2 Mbytes of storage. Using special software, a total of 65536 tracks can be implemented.

In addition to the extended number of tracks, the drive selects can be used to address a total of 8 double sided disks or 16 single sided disks. Special software could be written to implement a total of 128 double sided drives or 256 single sided drives.

**Boisy / Becker Interface**

Along with the CoCo3 FDD compatibility, there are other communication modes available on the CoCo3FPGA. The Boisy / Becker Interface is a DriveWire compatible interface Boisy Pitre conceptualized. This simple interface has NitrOS-9 support and allows low overhead DriveWire communications from the CoCo3FPGA to the DriveWire server. Use the NitrOS-9 disk image with “Becker” in the name to make use of this interface. Since the Boisy / Becker Interface is part of the disk controller, its addresses are only available when one of the disk controller slots is selected. The Boisy / Becker Interface uses FIFO buffer memories. This buffer memory needs

very little handshaking to operate. The only status bit is to indicate when read data is available. There is no handshaking needed for writes. If the buffer becomes full during writing, then the CPU09 is sent a halt signal until the buffer can again accept data. The buffer memory is sufficiently deep to avoid the need of the halt signal for most transfers.

The IO address used for the Boisy / Becker Interface:

**SD Card Interface**

The SD Card Interface implemented in other implementations of the CoCoFPGA is not supported.

**SDRAM**

The SDRAM ram-disk implemented in other implementations of the CoCoFPGA is not supported.

**Real Time Clocks**

The Real Time Clock implemented in other implementations of the CoCoFPGA is not supported.

**Keyboard**

There are several keyboard codes that take on special meaning in NitrOS-9.

**Key Result**

Control / \

~ Control 3

^ Control 7

\_ Control =

[ Control 8

] Control 9

{ Control ,

} Control .

Read the Special Key section of “Getting Started With NitrOS-9” for more information and other key combinations that cause special actions to be performed.

**WiFi Module**

The WiFi module implemented in other implementations of the CoCoFPGA is not supported.

**Support**

The main support for CoCo3FPGA is the CoCo3FPGA groups.io Site. Questions, ideas, bugs, and problems can be raised in the messages. Also, pictures and files are uploaded for discussion and support. The URL for the yahoo Group is

<https://groups.io/g/CoCo3FPGA/topics>

Questions related to the MiSTer port can be posted to the discord MiSTer group:

<https://discord.gg/misterfpga>